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Abstract 
This thesis surveys linearisation techniques for implementing monolithic MOS 
active resistors and transconductors, and investigates the design of linear tunable 
resistors and transconductors. Improving linearity and tunability in the presence 
of non-ideal factors such as bulk modulation, mobility-degradation effects and mis- 
match of transistors is a principal objective. A family of new non-saturation-mode 
resistors and two novel saturation-mode transconductors are developed. Where 
possible, approximate analytical expressions are derived to explain the principles 
of operation. Performance comparisons of the new structures are made with other 
well-known circuits and their relative advantages and disadvantages evaluated. 
Experimental and simulation results are presented which validate the proposed 
linearisation techniques. It is shown that the proposed family of resistors offers 
improved linearity whilst the transconductors combine extended tunability with 
low distortion. Continuous-time filter examples are given to demonstrate the 
potential of these circuits for application in analogue signal-processing tasks. 
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1.1 Monolithic MOS Circuits 
CMOS processes were originally developed [1] as a means of fabricating digital 
logic circuitry and basically restrict the designer to using enhancement-mode MOS 
transistors. The processes typically offer good quality but low-valued capacitors 
and high-tolerance temperature-sensitive resistors. 
A fundamental problem associated with the design of monolithic passive re- 
sistors in a CMOS technology is the inability to implement high-value linear re- 
sistors in an acceptable area of silicon wafer. Although resistors can be fabri- 
cated [2] as strips of polycrystalline silicon, the resistance density is low (20--200 
ohms/square) and no adjustments are possible. Many solutions to this problem 
have been proposed [3]--º[35] based on using the MOS transistor as a voltage- 
controllable two-terminal resistor or as a component in an electrically adjustable 
transconductor. Fig. 1.1 shows the basic symbols for these two active elements. 
A major problem with both approaches is that of harmonic distortion. In order 
to illustrate the fundamental cause of nonlinearity, the drain current is considered 
1 
as flowing through the n-channel MOSFET of Fig. 1.2. Typical vii characteristic 
curves are shown in Fig. 1.3. The transfer characteristic can be divided into two 
operating regions: nonsaturation and saturation. In the non-saturation region, 
the drain current (Appendix D) is given [36]-->[38] by 
Id = 2K{[v9 - VFB - OB - 
(yd + y')1(vd 
- vs) 2 
- ry[(vd-Vb+OB) -(v, -Vb+OB)]} (1.1) 
2 
3 
where VFB is the flat-band voltage, cB is the surface potential, -y is the bulk 
parameter. All the potentials v9, vb, vd and vs are measured with respect to an 





where y is the effective mobility, Cox is the thin oxide capacitance per unit area, 
W is the channel width and L is the the channel length. By expanding the 2 
power terms, the drain current can be approximated [5], [37] as 
Id = 2K[(v9 - /*)(vd - v, ) -2 (vä - v; ) +2 (vd - vs)] 24(OB v6) 
where 
v Z 




2v Oa- b 
(1.5) 
f 
Alternatively, a third-order approximation to drain current can be written (Ap- 
pendix D) [38] as 
Id = 2K[(v9s -V )vds -m Vds +3 vdsý (1.6) 2 24(OB + vsb) I 
2 
where 
Vt=VFB +4 +'Y OB+vsb (1.7) 
and 
m=1+2 Oa +v, 6 (1.8) 
Eqn (1.6) reveals that an MOS transistor can be used as a two-terminal resistor 
if v. s is maintained constant or as a transconducting two-port network using v9, 
as the control potential. It will be appreciated that, when used as a resistor, the 
quadratic and cubic terms in vd, degrade the linearity. It can be noted that the 
cubic nonlinearity is usually smaller than the quadratic term. 
When the MOS transistor is operated in the saturation region, the drain cur- 
rent can be approximately written as 
Id_ K(v93 - V)2(1 + )vd, ) (1.9) 
where the channel-length modulation factor A models the finite output conduc- 
tance. It will be appreciated that although resistor and transconductor behaviour 
can be implemented in this region, the saturated MOS transistor is typically 
employed as a transconductor. However, since Id varies with the square of v9 
linearisation techniques are necessary. 
Additional non-ideal effects further complicate the linearisation process. For 
example, variation of process parameters such as 7 and VFB shift the value of 
threshold voltage V (see Eqn (1.7)). When the source-to-bulk voltage varies, Vt is 
modulated and subsequently, the resistance value. With respect to the transcon- 
ductance parameter K, it is not unusual [39] to find a spread of around of 10 to 
20 percent arising from variations in process and geometry parameters. 
However, 
the key factor affecting the transconductance parameter K is that µ, the carrier 
mobility, is a function of the terminal voltages. 
To explain this phenomenon, Fig. 
3 
1.4 shows the electric field in the cross-section of a MOS transistor. The carrier 
mobility varies with both the vertical and lateral electric fields in the channel and 
in general, high field strengths reduce the carrier mobility and thereby the drain 
current for a given set of bias potentials. The vertical electric field Ey depends on 
(v9, -V t), the oxide thickness and additionally on V, b and the bulk doping. The 
lateral field Ex depends on the channel length and the applied drain-to-source 
voltage. For most practical cases, the effect of the vertical field on mobility is 
dominant and especially so for long channel transistors. Although accurate equa- 
tions for u are available [40], an approximate expression based only on the vertical 
field mobility reduction is usually sufficient to predict the mobility degradation 
effect. The expression typically adopted is 
µ= 
µo (1.10) 1+ß(v9, -V) 
The mobility degradation effect together with variation in V, which as noted, is 
a function of vab, produces significant additional harmonic distortion. This thesis 
provides a detailed account of these problems and of possible solutions for both 
non-saturation resistors and saturation transconductors. 
Another major problem for active resistors and transconductors is that the 
signal-handling capability is affected by the tuning process. The tunability is 
closely related to the architecture of the active resistors/transconductors and sig- 
nal levels employed and can be a crucial factor. An objective of this work is to 
consider possible solutions for achieving highly tunable circuits. 
Finally, other issues such as ease of design and silicon area are also considered 
in the design of active resistors and transconductors. This can be important not 
merely in terms of reducing the design burden but the utilization of silicon area 
often reflects the complexity of circuits. Although simple circuits usually occupy 
4 
small silicon area, they typically involve a design trade-off between performance 
and ease of design. The circuits proposed in this thesis, whenever possible, aim at 
combining ease of design with high levels of performance and efficient utilization 
of silicon area. 
1.2 Overview of MO S Resistors 
1.2.1 Linearisation Methods 
Although active devices occupy less chip area than passive elements, their use 
increases nonlinearity, reduces signal swing and requires the provision of biasing 
circuits as previously noted. There are two competing approaches to active resistor 
design. The first [3]-º[31] is based on operating transistors in the non-saturation 
region, and the second [32]-+[35] utilizes transistors operating in saturation. In 
either case, the goal is to design an active resistor that has good linearity, has a 
large signal-handling capability, is simple to implement and can be tuned over a 
wide range. An ability to operate in single-ended mode is also desirable because 
of the additional silicon area associated with balanced operational amplifiers. 
With reference to Eqn (1.3), the major contribution to the drain current dis- 
tortion is the dependence on (v2 - v; ). The quadratic term can be split into two 
parts only; one of which is ^y-dependent. The -y-dependent term is contributed 
by the modulation of the source with respect to the bulk. Suppression of this 
so-called bulk effect would significantly reduce the total distortion. Several lin- 
earisation schemes have been suggested [3]--*[35]. Some schemes [3]--[8] attempt 
to eliminate nonlinearities in the current of either single or multiple devices. Other 
schemes [9]--*[35] attempt to cancel nonlinearities by summing or subtracting cur- 
5 
rents in matched devices. Fig. 1.5 summarises the basic schemes based on transis- 
tors operating in non-saturation. Although both Eqns (1.3) and (1.6) are useful for 
simulation purposes, it will be convenient at this point to neglect the cubic terms 
(which are typically smaller than the quadratic term by an order of magnitude or 
more). The simplified expressions are 
Id = 2K[(v9 - V*)(vd - v, ) - 
1(1 
+1 )(v2 - vä)] 1.11) 22 OB - Vb 
and 
Id = 2K[(v9, -V )vd, - 
1(l 
+ ry )vd, ) (1.12) 22 B+v, b 
where V* and V are defined as Eqns (1.4) and (1.7), respectively. It is further 
assumed that mobility is constant. 
1.2.1.1 Single-Transistor Resistor (STR) 
The common approach [8] for single transistor linearisation is the unscaled-gate 
compensation. This involves applying an unscaled signal common-mode compo- 
nent combined with a bias control voltage Vc to the Single Transistor Resistor 
(STR) as shown in scheme (a), the drain current in equation (1.11) becomes 
4 
(1.13) Id= 2K[(Vc - VT)vds -V (vd - vs)] Oa -a 
where 
VT =VFB +OB +'Y OB-VB (1.14) 
It will be seen that although the main quadratic term has been eliminated the 
remaining gamma-related quadratic term will restrict the linearity of the STR. 
There are two principle ways to cancel this gamma-related quadratic component. 
The first approach is scaled-gate compensation [5] where a scaled common-mode 
6 
control signal equal to 
v9=Vc+(1+ 
" )(vd+vs) (1.15) 
2 OD _Va 2 
is applied to the gate. Substituting this equation back into (1.11), the drain 
current 
Id= 2K(Vc- VT)vd, 
is a linear function of vd,. 
(1.16) 
The second approach is dual gate-bulk compensation [8]. This involves simul- 
taneously modulating the gate and bulk nodes by common-mode signals given as 
v9 = Vc + (ý2-'') and Vb = VB + (1) ), where Vc and VB are dc levels. The 
algebra for this approach is given in Appendix F where it is shown that design 
resistance becomes: [2K(Vc - VT)]-1. However, these approaches are difficult to 
implement in integrated circuit applications because of the need to generate the 
common-mode signal. 
1.2.1.2 Parallel-Form Resistor (PFR) 
Scheme (b) shows the circuit configuration for the Parallel-Form Resistor (PFR) 
[9]. Linearisation is achieved by coupling unscaled terminal voltages to the indi- 
vidual gates of the transistor pair. Using Eqn (1.11), the drain currents in Ml 
'and M2 are given by 
Il = 2K[(Vc + vd - VT)vds - 
1(1 
+ ry )(vd - vs)] (1.17) 22 ¢B-VB 
and 
I2 = 2K[(Vc + vs - VT)vds - 
1(1 
+ )(vä - vs )] (1.18) 22 VO--B - VB 
Adding the two current gives 
72 
I= 4K[(Vc - VT)vd3 - (vd - vs)ý (1.19) 4 ýB - vB 
7 
It can be seen that the main quadratic term is cancelled but linearity is again 
degraded by the gamma-related term. The influence of this component, however, 
can be reduced by dual gate-bulk compensation [8) and ß-scaling compensation 
[10], [14]. Dual gate-bulk compensation involves modulating both the gate and 
bulk with the same unscaled control signal. ß-scaling compensation involves the 
intentional adjustment of the aspect ratios of the transistor pairs. 
In the ß-scaling scheme, assume the transistor transconductance to be Ki for 
M1 and K2 for M2. By Eqn (1.11), the drain currents are 
Il = 2K1 [(VC + mkVd - VT)vd3 -1 (1 +) (vd - vs) (1.20) 22 OB - VB 
and 
12 = 2K2[(Vc + mkv, - VT)vd, - 
1(1 
+ )(vd - vJ) 1.21) 22 OB-VB 
The summation of these drain currents gives 
I= (2K1 + 2K2)(Vc - VT)vd, + (2Klvd + 2K2v3)vds 
- 
1(1 
+ 17 2 )(2K1 + 2K2)(vd - vJ) (1.22) 22 OB - VB 
There is no set of Kl and K2 which will eliminate the quadratic term in the general 
case. However, for the special condition v, =0 and vd = Vtz, Eqn (1.26) is then 
reduced to the form 
I= (2K1 + 2K2)(Vc - VT)Vn +[2K, - (1 + 
ry )(1ý1 + K2)] i (1.23) 2 Oa - VB 
from which it can be seen that the quadratic term is completely suppressed when 
2K1 
+ 'Y K, 2 ý6B-VB 
(1.24) 
and the resistance value becomes [2(Ki + K2) (Vc - VT)]-1. Thus, this 
Q-scaling 
technique is only valid for grounded applications. 
8 
1.2.1.3 Series-Pair Resistor (SPR) 
Scheme (c) shows how linearisation can be obtained by feeding back the mid- 
point potential to the common gate for a series-connected transistor pair, which 
is referred to as the Series-Pair Resistor (SPR) [16]. An analysis using Eqns 
(1.6)--x(1.8) gives 
I= K[(Vc - VT)vd3 - 
(1 + 
Vd3 -y (v2 - vs)] (1.25) 8(Uc-VT) 4 ýB-VB 
where S_ In this compound transistor structure, the quadratic terms 2 ýB_VB 
in vd, are eliminated but a series of odd ordered distortion terms are generated 
which combine with the residual gamma-related quadratic term. This quadratic 
component can be eliminated using the dual gate-bulk compensation technique 
noted earlier. This is achieved by driving the bulks together with the gates with 
the offset mid-point potential. 
1.2.1.4 Differential-Pair Resistor (DPR) 
The final scheme (d), the Differential Pair Resistor (DPR) [19], shows a pair of 
transistor driven by balanced signals. Noting that both right-hand terminals share 
the same potential Vx, the drain currents are 
Il =2K{(Vc-VT)(Vn-VV)-(1+ 2 




I2 = 2K{(Vc - VT)(-Vin - Vx) - (1 + 
ry 
V 
)[(-Vn)2 - V2]} (1.27) 2 Oa- a 
The difference of the two current gives 
l 
I= 4K(Vc - VT)Vn (1.28) 
Thus the current is independent on Vx and moreover is free of bulk effect. In 
practice, odd-order terms not included in this simplified analysis will 
be present. 
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1.2.2 Discussion of Published Resistor Circuits 
Linearisation techniques based on a single device are of much interest since they 
avoid the problems associated with mismatches in transistor pairs and the addi- 
tional silicon requirement of balanced networks. The Shunt-Feedback Grounded 
Resistor (SFGR) [3] was the earliest attempt at linearising a single MOS transis- 
tor by generating a common-mode voltage via a resistor-based feedback network. 
The structure is shown in Fig. 1.7. The linearisation technique is a special case 
of the unscaled-gate compensation technique for the STR in scheme (a). Unfor- 
tunately, as already seen, the gamma-related quadratic component degrades the 
linearity and furthermore, high-quality passive integrated resistors are not avail- 
able. Although its variant [4] improves the distortion performance, the technique 
demands both the operational amplifiers and passive resistors. Banu and Tsividis 
proposed [8] the unscaled common-mode gate compensation and dual common- 
mode gate-bulk compensation for a CMOS floating transistor as discussed in the 
STR scheme. A variant is the Body-Driven Grounded Resistor (BDGR) [6]. Fig. 
1.8 shows the schematic structure. The basic principle is to inject the bulk termi- 
nal with an appropriate input signal such that the generated distortion cancelling 
term would match to either the even or odd order distortion, depending on the 
choice of scaled value of the input signal. Let the scale factor for the input voltage 
be fl, the bulk voltage is vb = ßV nf VB- Using 
Eqn (1.11), the drain current can 
be approximated as 
Id 2K((Vc - VT)Vn -'_ Vn .' 
)Vný (1.29) 
2 OB-VB 22 OB - VB 
By choosing the scale factor as 
ý_-1(1+2 
OB - VB) (1.30) 
27 
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the quadratic term is cancelled. The theory works equally well for the extension 
to the cubic term but the analysis is more complex. The major difference between 
this body-driven technique and the scaled-gate-compensated technique [5] is that 
a phase reversed signal voltage is required. In addition, the magnitude of bulk 
driven signal is higher than that of the gate compensation signal. Importantly 
however, the previous techniques [5], [6] lack any practical means of generating the 
compensation signals in integrated form. Even though compensation circuits can 
be synthesised using traditional operational amplifiers and passive resistors, it is 
not a cost-effective approach for integrated applications. 
The parallel-form resistor PFR [8]--+[15] takes two principle forms. The first 
[8]-+[1O], [15] is based on a transistor pair operating in the triode region. The 
second [11]--+[14] relies on one transistor operating in the triode region and the 
other transistor in saturation. A triode PFR type based on scheme (b) has been 
proposed [8], [9]. As previously noted, linearisation is obtained when the gate 
potentials are coupled with appropriate control and terminal signals. Implemen- 
tation is easily achieved via the use of opposite-transistor-type buffers as the cou- 
pling circuits. As an alternative to the use of enhancement-mode transistor pair, 
depletion-mode devices has been employed [10] in the resistor structure shown in 
Fig. 1.9. The depletion-mode structure is simpler than the enhancement counter- 
part because depletion transistors conduct when the input signal is zero and avoid 
the need for biasing circuitry. The price paid for this is an increase in sensitivity 
since additional process steps are required to fabricate the depletion transistors. 
Moon et al. [11] suggested a PFR form as depicted in Fig. 1.10. By Eqns (1.11) 
and (1.4), the non-saturation current flowing via Ml is 
Ii = 2K[(Vc - VTO)V1z - 
1(1 
+7 )Vn) (1.31) 22 VOB 
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where 
VTO = VFB + OB + 'y OB (1.32) 
Ignoring the channel-length modulation effect, the saturated drain current (Eqn 
1.9 and 1.7) in M2 can be approximated as 
I2= K(Vn+VR -VTO)2 (1.33) 
where VR is the dc bias source for M2. Addition of the two currents yields 
I= 2K[(Vc + VR - VTO)Vn +1 K(VR + VTO)2 - 
ry 
inj (1.34) 2 4V/rOB 
It can be seen that complete cancellation of the nonlinearity is not achieved in 
this resistor because of the bulk modulation in M1. Since the bulk terminal of 
M1 is shorted to ground and the source-to-bulk voltage in M2 is zero, this lowers 
the threshold voltage of the transistors and raises the gamma-related quadratic 
components compared with other PFR schemes. But the major problems are the 
generation of an offset (dc) component in the current and the fact that operation 
is restricted to one quadrant due to the bulk connection arrangement of M1 and 
M2. Although the structure can be extended to two quadrants using the opposite- 
transistor-type circuit [12], elimination of the offset requires matched p-channel 
and n-channel transistors. Wang [13] offered a solution to the offset problem but 
again, the resistor operates only in one quadrant. 
However, the fundamental problems associated with this group of parallel form 
resistors are the quadratic gamma-related distortion component, mobility degra- 
dation and resistance dependence on threshold process parameters. Among these 
problems, the gamma-dependent quadratic component due to bulk modulation in 
schemes [9] --+[12] is the dominant distortion source. As a consequence, these cir- 
cuits are only suitable for applications with high supply voltages and low gamma 
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processes. Techniques involving dual gate-bulk compensation [8] and p-scaling 
[13]--x[15] compensation could reduce this gamma-dependent distortion. Even 
though these improved schemes suppress the unwanted gamma-related quadratic 
term, the mobility degradation effect which causes the error in the cancellation 
of nonlinearity, is ignored by all the PFR schemes. The resistance dependence on 
VT remains unsolved. 
The series structures of Fig. 1.5(c) are attractive active resistors owing to their 
simplicity in terms of silicon efficiency when compared to the PFR. VanPeteghem 
and Rice [16], [17] made an important contribution with the CMOS series-pair 
resistor (SPR) using the dual gate-bulk compensation technique. The distortion 
due to the gamma-related quadratic term is eliminated. Unlike the buffers in the 
PFR scheme [8], [9] which use opposite transistor types, the buffer proposed by 
VanPeteghem and Rice eliminates the need to match p-channel and n-channel 
transistors. As a result, the resistance is independent of VT (as indicated in Eqn 
(H. 18)) and less sensitive to process variations. Chapter 2 further explores this 
technique which was also adopted in a depletion-mode version [18] based upon 
Silicon-on-Sapphire (SOS) technology. SOS CMOS processes have several poten- 
tial advantages over the traditional CMOS technologies. These include higher 
density, lower parasitic capacitance and a radiation-hard property. Unlike the 
PFR schemes, series structures reduce the mobility degradation effect because the 
gate-source voltages are lower for the same terminal signal conditions. Unfortu- 
nately, the scheme in [16] and [17] generates a bias-dependent cubic distortion 
whereas that in [18] generates a non-bias-dependent cubic term. In applications 
where a wide tuning range is needed, the low-bias condition imposes the problem 
of linearity on the circuit [16], [17]. 
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One of the earliest MOS resistors was the DPR arrangement [20]--+[22] as 
shown in Fig. 1.11. The balanced operation virtually eliminates all even-order 
distortion and the remaining odd distortion is relatively small. The resistance 
does, however, depend upon 4K(Vc - VT) and variation of process parameters 
can produce the changes in K and VT. The resulting changes in resistance must 
then be corrected. It may be noted that balanced architectures are silicon ineffi- 
cient and require the operational amplifiers to have good common-mode rejection 
characteristics. 
The DPR has a four-transistor form [24 , 
[25] as illustrated in Fig. 1.12. In 
this structure, the resistance value is actually independent on VT and is given 
as [4K(VA - Vc)]-1. Furthermore, the circuit is claimed to cancel distortion 
of any order at the expense of higher thermal noise and mismatch sensitivity. 
Unfortunately, the four-transistor-based DPR suffers from the problem that the 
linearity of the resistor is reduced by the mobility degradation effect because of 
the difference in gate control signals applied to the MOS transistor pairs. This 
technique also demands a relatively high silicon area and good common-mode 
rejection ratio. 
Czarnul [26], [27] suggested a modification to convert a single input into bal- 
anced form for the DPR but such a scheme would be expensive needing an opera- 
tional amplifier for each resistor. Other modifications [23 , 
[28] together with vari- 
ous synthesis techniques [29], [30] have adopted four-transistor DPR techniques for 
single-ended applications but distortion performance is degraded due to mobility- 
related nonlinearities. 
The discussion so far has related to nonsaturation-mode resistors. Saturation- 
mode active resistors have received much attention since they usually offer low 
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supply operation, good linearity and are free of the bulk effect. An early example 
[32] uses a current-differencing technique which employs current mirrors to copy 
and subtract the currents on a group of four transistors in the saturation region. 
This method was then repeated for the non-saturation counterpart [31]. Wang 
proposed a non-tunable transresistor [33] and a balanced resistor structure [34]. 
The resistor suggested by Steyaert et al. [35] suffers from the problem that the 
resistance value, which makes use of channel-length modulation effect, is highly 
process sensitive because the channel-length modulation factor is a function of 
many process parameters and of the specified channel length in particular. 
1.3 Overview of MOS Transconductors 
1.3.1 Linearisation Methods 
In active filter applications where small chip area and high-frequency characteris- 
tics are considered important, the use of -' OTA-C' techniques, as an alternative to 
operational amplifier based circuits, are particularly promising [41]-x[43]. These 
`OTA-C' techniques use operational transconductance amplifiers together with 
capacitors as the principal filter elements. Given the importance of CMOS tech- 
nology to commercial integrated-circuit manufacture, many CMOS-based tech- 
niques [47]--+[84] have been proposed. Operational transconductance amplifiers 
or transconductors can be classified according to the mode of operation as ei- 
ther saturation-mode or nonsaturation-mode. Practical transconductors should 
possess low distortion, wide tunability, large input-signal range, low power con- 
sumption, good frequency response, a single-ended 
driven property and where 
possible have a simple . structure. 
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A major objective in transconductor design is to modify the normal square-law 
behaviour of the transistor as described in Eqns (1.9) and (1.6), respectively. Some 
saturated-mode transconductors make uses of negative feedback [47], [49]-+[54], [59] 
but the majority [55], [56], [60]-[74] are linearised by taking the difference of square- 
law currents. An alternative linearisation technique exploits the cancellation of 
nonlinearity in a non-saturated transistor-based transconductor [75] --+[78] Fig. 
1.13 summarises the basic linearisation schemes. Schemes (a)-+(d) are based on 
transistors operating in the saturation region and scheme (e) is based on non- 
saturation transistor. The linearisation techniques will be illustrated by means of 
the simplified square-law [47] equation 
Id=K(v9, -V)2 (1.35) 
where K= MC,, W/2L, assuming that the mobility carrier µ is constant, and 
channel-length modulation is negligible. It may be noted that since the source 
and bulk terminals are typically shorted to each other, bulk effect is normally 
absent and the threshold voltages are not signal dependent. 
1.3.1.1 Source-Degeneration Pair (SDP) 
A common linearisation technique involves applying negative feedback in the form 
of source-degenerated elements in a differential pair. The portion of input signal 
that appears across the input transistors of the differential pair is thereby reduced, 
with improvement to linearity and the differential input swing. The so-called [49] 
Source-Degenerated Pair (SDP) is shown in scheme (a). Using the simplified 









v9s2 =+ VTO (1.38) 
On account of the constant current relationship, 21 = Ii + 12 , the output current 
is obtained as 
Io=I1-I2=2i=2 KIV(1_2iRý 1-KV(1_2iR)2 1.39 Vn 4I Vin 
If it is assumed that the voltage drop across R is mainly contributed by the first- 
order signal current component KI V n, the output difference current can be 
approximated as 
Io VV(1 - GRD 1- 
Kyn 
ýl - ýRý2 4I 
where GR4t and 
G=2 KI 




G(1 - GR)[ 1- (1 - GR)2 dVn 4I 
KV,?, GR)2 41 




The terms in V,, cause significant distortion under large-signal conditions. The 
element R can be passive or active. It can be seen that, using high resistance 
value of R as negative feedback, the transconductance is reduced in exchange for 
an improved linearity. For the special case when R=0, the current takes the 
well-known [47] form 
1- 
KVn 
(1.43) Io = GV Vi,, 4I 
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41 (1.44) 
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1.3.1.2 Compensated Common-Source Pair (CCSP) 
An LTP can be linearised by making the tail current a function of the input signal. 
Scheme (b) shows the schematic diagram for the Compensated Common-Source 
Pair (CCSP) [60]. By choosing the tail current as 
K. 
It - I+ 4 
(1.45) 
the transconductance G becomes 2 KI. The advantage of this technique is that 
linearity is improved without a reduction in transconductance. 
1.3.1.3 Cross-Coupled Pair (CCP) 
In scheme (c), when the transistor pair is configured as a Cross-Coupled Pair 
(CCP) [65] as denoted in Fig. 1.13, subtraction of their drain currents cancels the 
nonlinear terms. The drain currents in M1 and M2 are given by 
Il = K(vl - v2 - VQ - VTO)2 (1.46) 
and 
I2=K(v2-vl-VQ-VTO)2 (1.47) 
where VQ is the dc bias and is defined as 
VQ =I+ VTO (1.48) 
Subtracting 12 from Ii gives 
Io =4 KIVn (1.49) 
The transfer function in principle is perfectly linear and a high ac transconduc- 
tance is easily obtained. 
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1.3.1.4 Mono-Offset-Biased Pair (MOBP) 
The Mono- Offset-Biased Pair (MOBP) [71] as shown in scheme (d) also yields a 
linear current. The current difference gives 
Io=2KVBVh-2KVB(VB +VTO+Vss) (1.50) 2 
It can be noted that a dc offset component is generated in this scheme. Linearisa- 
tion techniques which adopt this method are complicated by the need to eliminate 
the offset component. 
1.3.1.5 Grounded-Source Transconductor Element (GSTE) 
Scheme (e) employs a grounded non-saturated transistor as a transconductive 
element [75]. Using Eqns (1.6) and (1.7), the drain current for the Grounded- 
Source Transconductive Element (GSTE) is obtained as 




This scheme also generates a dc offset but the transconductance is controllable 
via VK. This is in contrast to previous schemes in which the bias current I is used 
to control the transconductance. One further requirement of this technique is 
that the controlling direct voltage source must have a sourcing/sinking capability. 
This requires the voltage source to have a low internal resistance. The saturation 
and non-saturation based techniques described above constitute the operating 
principles for most published transconductor circuits. 
1.3.2 Discussion of Published Transconductor Circuits 
The first generation of fully integrated 'OTA-C' analogue filters were implemen- 
tated using bipolar-JFET [44] or bipolar (45], [46] technologies, in which each resis- 
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tor R was replaced by the well-known Long-Tail Pair (LTP) operational transcon- 
ductance amplifier. One of the most important feature of the LTP is its ap- 
plicability to high-frequency design [80]. Unfortunately, as has been shown, its 
inherently nonlinear characteristics restrict the input swing to a small range. The 
input characteristic of an LTP can be improved using the source-degeneration 
techniques [44], [49] of Fig. 1.13(a). In order to implement a single LTP source- 
degenerated circuit, Tan (44] and Peterson et al. [49] made use of an active transis- 
tor element at the expense of reducing the common-mode range of the LTP. The 
observed reduction of common-mode range is due to the voltage drop across the 
active resistor. Transconductors with alternative source-degenerated architectures 
[50]--º[53] have been employed, but exhibit linear vii conversion only if balanced 
inputs are available. Fig. 1.14 shows a balanced source-degenerated transconduc- 
tor. In addition to these circuits, linearisation schemes based on multiple LTP's 
such as the series-connected LTP [47] and regeneration structures [47], [55], [56] 
have emerged as alternative techniques for extending the linearity. Fig. 1.15 
shows some multiple-LTP based schemes. The fundamental series-connected LTP 
achieves linearisation without employing source-degeneration elements. As shown 
in Fig. 1.15(a), the voltage v, generated at the mid point, of the series-connected 
LTP [47] is a common-mode signal. Thus, only one half of the input signal is 
applied to the individual LTP's. Using Eqn (1.46), the output current becomes 
Io=I1-I2= KIVn 1- 
161 
(1.52) 
The transconductance is reduced to half of that for the standard LTP but the 
nonlinearity is reduced by a factor of four. Fig. 1.15(b) shows the schematic for 
a regeneration-based transconductor [55]. The input signal drives a p-channel 
differential pair to produce the ac currents. When these currents flow through 
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another series-connected LTP, two scaled voltages are generated: 
VT = Vc + 
K3 





where K3 and K5 are the transconductances of the p-channel LTP transistor 
and n-channel series LTP transistor, respectively. Under the assumption that 





The price paid for this improved linearity is a reduced input signal swing and 
reduced tunability because the stacked structure requires higher supply voltages 
to maintain the transistors operating in the saturation region. 
The interesting proposition has been advanced (58] that the devices in an 
LTP can be linearised using small-dimension devices under high gate-overdrive 
conditions. For a saturated small-dimension device, with mobility dependence on 
both normal and tangential fields, the drain current is given in Appendix E by 
Id = 
Kos 
(V9s V)2(1 + 
OL 
(1.56) 
(l + (0 + a)(Vgs )1 
where the symbols are defined in the Appendices A and E. It should be mentioned 
that the change of channel length OL is a function of vd,. This is an alternative 
representation of the channel-length modulation effect. If the channel length L 
and gate oxide thickness t0, are decreased, 0 and a are increased. If (Vg, - Vt) is 
made large, then the product of (0 + a)(V93 - V) is greater than 1. Under such a 
condition, the drain current is approximated as 
Id . 
Kca) 




The square-law behaviour of drain current is thus transformed into a linear func- 
tion. As the devices are designed with small dimensions, problems such as channel- 
length modulation, device mismatches and hot electron effect etc. degrade the 
distortion performance. An alternative LTP-based circuit has been proposed [59] 
which is based on the traditional feedback technique for operational amplifers. 
However, although the circuit exhibits excellent linearity, it is not tunable. 
Nedungadi et al. [60], [61] developed a Compensated Common-Source Pair 
(CCSP) transconductor based on the LTP linearised in the current domain. Fig. 
1.11(b) illustrates their basic technique in schematic form. This structure im- 
plements the required tail-current function by injecting the long-tail pair with a 
compensating current which is proportional to the square of the input signal. Bult 
et al. [62] employed the same technique on their transconductor design but the 
stacked structure limits the signal-handling capability and tunability. 
The introduction of the Cross-Coupled Pair (CCP) by Viswanathan [65] rep- 
resents an important linearisation technique for single-ended applications. An 
implementation of Fig. 1.13(c) can be obtained by means of two shunt-feedback 
buffers for cross-coupling signals to the sources of the transistor pair. Many au- 
thors [66]-*[68] have adopted similar strategies but with differing implementa- 
tions. The CCP enjoys the advantage of a high transconductance gain but the 
signal-handling capability of the transconductor is restricted because of the satu- 
ration requirement of both the current source/sink and transistor pair. 
Wang [70]-+[72] has recently proposed an Offset-Biased Double Pair (OBDP) 
based on the MOBP technique as described in Fig. 1.13. The proposed transcon- 
ductor is shown schematically in Fig. 1.16. 
If v9s1 and v9s2 are the gate-to-source voltages of M1 and M2, then V933 = V991- 
22 
VB and Vg34 - Vg32 - VB. Applying the square-law characteristics to transistors 
Ml to M4, the output currents are 
Il = Ids + Ido = K(v9s1 -' VTO)2 + K(v9a2 - VB - VTO)2 (1.58) 
and 
I2=Id2+Id3=K(v9,2-VTo)2+K(v9J1-VB-VTO)2 (1.59) 
The differential output current is 
Io=I1-I2=2KVBV, (1.60) 
Since the sum Il + I2 = 21, the branch currents are 
Il =I+ KVBVfz (1.61) 
and 
I2=I-KVBV, (1.62) 
As in the LTP or SDP, each branch current is independently linearised. The main 
disadvantage is that the stacked structure limits the tunability. Czarnul el al. 
[73} have suggested a modification replacing the current source with a negative 
impedance convertor (NIC) as shown in Fig. 1.17. For the modified arrangement, 
the bias current is IC = Idl + Id2 - Id3 - Ido. The branch currents are Il = Idl + Id2 
and I2 = Imo, + Ido. The NIC maintains a virtual short between points A and B 









dVn dVn VB 
(1.63) 
The resulting structure is independent on K provided both control variables IC 
and VB are defined externally. However, the problem of tunability remains un- 
solved. The tunability of the OBDP circuit has been extended [74] by connecting 
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the OBDP sources to a negative supply. However, this approach leads to very 
large steady-state power consumption in comparison with other schemes. 
A Grounded-Source Triode Pair (GSTP) has been proposed by Pennock [75] 
as an alternative to conventional saturation-based LTP input stages. The basic 
operating principle is based on Fig. 1.13(e) but the single transistor is replaced 
by a pair of transistors operating in a fully balanced mode which reduces the 
input signal across each transistor, further improving the linearity in the presence 
mobility degradation. In order to reduce the internal resistance, Pennock adopted 
the shunt-feedback voltage source. Since this scheme uses current differences, 
the offset components are eliminated. Other authors [76]--º[78] followed a similar 
strategy to implement their transconductors. All designs achieve high linearity 
combined with a wide range of tunability. The structures [75], [78] are somewhat 
sensitive to parasitics at the outputs of the transconductor because they rely 
on complicated common-mode design. A further disadvantage is that a regulated 
supply circuit is required to control the tuning in [76] and complex biasing circuitry 









(a) MOS resistor symbol (b) MOS transconductor symbol 
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Figure 1.2: Notation for NMOS resistor/transconductor elements 
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Figure 1.3: Typical output characteristics for an NMOS transistor 
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Figure 1.4: Normal and lateral electric field 
26 




















(c) SPR (d) DPR 













Figure 1.6: Dual gate-bulk compensation PFR 
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Figure 1.7: Shunt-feedback grounded resistor (SFG. ) 
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Figure 1.8: Body-driven grounded resistor (BDGR) 
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(b) Transconductor using regeneration approach 











Figure 1.16: Current-source-based OBDP transconductor 
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Figure 1.17: OBDP transconductor based on Negative Impedance Convertor 
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Chapter 2 
Filly Integrated MOS Resistors 
In this chapter, it is shown that a family of CMOS resistors can be developed 
based on building blocks consisting of a single buffered transistor operating in 
the linear region. Linearization techniques such as unscaled-gate compensation 
and dual gate-bulk compensation are described for a range of resistive structures 
involving parallel, series and series-parallel configurations. The problems of the 
parallel-form [8]-->[15] and series-form resistors [16]--º[18] as discussed in Chapter 
1 are highlighted, and a solution to this via series-parallel form resistors [19] is 
described. In addition, scaled-gate compensation leads to two alternative resistors 
[7] :a single-device-based resistor and a double-device-based parallel-form resis- 
tor. However, the overall objective is to examine how the linearity of individual 
resistors is affected by various techniques using different terminal coupling ar- 
rangements. The manner in which the new structures [7], [19] together with other 
proposed circuits improve on previously published circuits [3]--+[6], [8]--+[18] is in- 
vestigated. More importantly, analytical expressions and their implications are 
discussed. The impact of second-order effects on the resistors is also considered. 
Finally, the applization of these resistors in continuous-time filters is described. 
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2.1 MOS Resistor Synthesis Elements 
Linear floating resistors can be constructed using two basic elements: MOS tran- 
sistors and buffers. Elementary combinations of the two building blocks are shown 
in Fig. 2.1. The structure of Fig. 2.1(a) is termed as a Terminal-Coupled Resistor 
Type I (TCR-I) and the Fig. 2(b) arrangement as a Terminal-Coupled Resistor 
Type II (TCR-II). 
Unless otherwise stated, it will be assumed throughout this chapter that the 
MOS transistor has constant mobility and the drain current (Eqn (1.6)) is given 
by the second-order approximation 
) Id : 2K((v9, -V )vd, - 
1(1 
+ )v2 (2.1ds) 
22 OB + v, b 
With v9 = Vc + vd, and vb = VB, the current in TCR-I is obtained as 
1 
Ii = 2K[(Vc - VT)vd, +2 vd2 2, -4- -VB 
(vd - vs)} (2.2) 
where VT is defined in Eqn (1.14) and Vc is a dc control bias. Equation (2.2) 
reveals that the quadratic nonlinearity has two components: the first being de- 
pendent only on Vd, and the second dependent on the substrate potential VB and 
the bulk modulation factor -y. With v9 = Vc + v, and vb = VB, the drain current 
expression for TCR-II is 
4 ýl 
(v2 - v; )] (2.3) IZ = 2K[(Vc - VT)vd, - 21 vd2 ,- B- VB 
It should be noted that neither TCR-I nor TCR-II is useful as a resistor because 
the quadratic terms produce relatively high levels of distortion. However, it should 
be noted that the currents in (2.2) and (2.3) contain anti-phase quadratic terms 
but co-phasal gamma-related quadratic terms. These interesting properties can 
be exploited to construct a family of CMOS resistors with improved linearity as 
described in the following sections. 
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2.2 MOS Resistors with Unscaled-Gate Com- 
pensation 
This section describes the implementation of a buffer for use in unscaled-gate 
compensation of MOS resistors. Practical limitations and advantages for this 
group of resistorare also discussed. 
As discussed in Chapter 1, unscaled-gate compensation makes use of a buffer 
for dc biasing and direct coupling of signal to the gate of a MOSFET. The most 
straightforward implementation of the buffer is that of the CMOS source follower. 
Fig. 2.2 illustrates the circuit diagram for a p-channel source follower. With the 
transistors of the p-channel source follower operating in saturation, the output 
voltage (see Eqn (E. 16)) is 
vo = Vc + v, 
and the dc component is given as 
(2.4) 
F 
TOP (2.5) VC=VDD - VBIAS= ý"V 
where IB is the dc bias for the p-channel source follower, KB is the transconduc- 
tance parameter of Ml and M2 (assuming two transistors have the same aspect 
ratio) and VTOp is the threshold voltage of the p-channel transistor at zero bulk 
voltage. It will be appreciated that the dc control voltage: VC, is a function of 
the process parameters of the p-channel transistors. 
The source-follower-based TCR-I and TCR-II provide an economical basis for 
the synthesis of linear CMOS resistors but the buffer transistors must be of op- 
posite type to that of the gate-coupled MOSFET. Thus, resistance is dependent 
on both the p-channel and n-channel process parameters. 
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2.2.1 Parallel-Form Resistor with Unscaled-Gate Compensation 
Fig. 2.3 shows the parallel combination of a TCR-I and TCR-II denoted in a PFR 
[9]. Given the assumptions as in Section 2.1, the drain currents (Eqns (2.1) and 
(2.4)) for Ml and M2 are 
Il = 2K [(Vc - VT)vda +1 Vd, 27 (vä - vs)] (2.6) 24 B_ VB 
and 
'2 = 2Kp[(Vc - VT)vd3 -1 vdJ - 
ry (vd - vJ)] (2.7) 2 4VýOB - VB 
where Kp and VT represent the transconductance parameter and threshold voltage, 
respectively for the n-channel transistor pair in parallel form. The other symbols 
are as described above. Addition of the two drain currents gives 
Ip = 4Kp[(Vc - VT)vd, -4 (vd - vs)J (2.8) ýý a 
Although the major quadratic terms are cancelled, the remaining bulk-dependent 
quadratic term imposes a limit on the linearity. Clearly, linearity can only be 
improved by increasing the bulk voltage and/or decreasing the -y value. This is 
why most of the PFRs [9], [10]--x[12] adopt high supply voltages. Since Vc is 
a function of the p-channel process parameters and VT is a function of the n- 
channel process parameters, the resistance is therefore sensitive to both sets of 
process parameters. 
2.2. Series-Pair Resistors with Unscaled-Gate Compensation 
When the gates of a pair of series-connected MOSFETs are driven by one or 
more unscaled terminal voltages offset by a dc control gate bias, an unscaled- 
gate compensation series resistor is formed. Since the bulk terminals of the series 
transistor pair are connected to the bulk supply, the terminal coupling function 
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combined with gate bias can be easily achieved via simple source followers as 
described earlier in section 2.2. 
There are two possible arrangements of TCR-I and TCR-II in series form; SPR- 
I and SPR-II as shown in Fig. 2.4(a) and (b), respectively. However, the SPR-II 
can be reduced to the single buffer structure, SPR-III, as shown in Fig. 2.4(c). 
This structure is similar to that already reported [16], [17] which also included a 
circuit technique aimed at cancelling the bulk effect. The reduction of the SPR-II 
to the SPR-III form does not, of course, maintain the modularity of the TCR-I or 
TCR-II. However, the SPR-III structure clearly offers a reduced silicon area and 
component count. 
Using Eqns (2.1) and (2.4), it can be shown that the current expression for 
the SPR-I is 
I., = K1[(Vc - VT)vd, - 
(1+6) 
v3 - 
ry (v2 - vs)1 (2.9) 8 (yc -VT) 4 Oa-Va 
where 8= -t/2,, /OB - 7B. Note that K, is used to identify the transconductance 
parameter for *the MOSFET in series form. When Eqn (2.9) is compared with 
either (2.6) or (2.7), it can be seen that the dominant quadratic term in (2.6) 
is replaced by a bias-dependent cubic term. It can be appreciated that this lin- 
earisation process suppresses the bias-independent quadratic component without 
relying on a balanced or parallel-form structure. The bulk-dependent quadratic 
term illustrates that the bulk effect remains a dominant factor affecting the overall 
distortion performance of the resistor. The (identical) current expressions for the 
SPR-II and SPR-III can be written as 
Isz = Is3 = K, [(Vc - VT)vd, - 
(1 - b) v3 (vd - vs)] (2.10) 8(VC-VT) 4 B-Va 
Since 8«1, the three series resistors exhibit virtually identical terminal char- 
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T 2 g(Vc -V 
(2.11) 
vd+V, (1+6) Vm2 - Vm3 Vd 2 (2.12) 2 8(Vc - VT) ds 
are also similar, being composed of a linear common-mode term plus a quadratic 
term. It can be seen that the quadratic components are dependent on the biases, 
process parameters and signal levels. 
With reference to Eqns (2.9) and (2.10), the nonlinearity can be reduced by 
increasing the gate-overdrive bias (Vc - VT), bulk voltage (VB) and using processes 
with the lowest possible bulk modulation parameter. It may be noted that for 
the same resistor value (identical channel width W and the channel lengths for 
the PFR and SPR in a ratio of 1: 4), the bulk quadratic terms in PFR and SPRs 
would be the same. Thus the SPR would suffer higher distortion than the PFR 
if the gate-overdrive bias is low. This argument is based on the observation that 
in practice, the bulk quadratic term is usually greater than the bias-dependent 
distortion term. Since shorter channel lengths are required in the SPRs, the 
relative silicon area is smaller than PFR. In certain series architectures, such as 
SPR-III, a smaller component count results. These claim a potential advantage in 
that series-pair resistors can replace the parallel-form resistor whenever the silicon 
requirement is the important design factor. In practice, the limit of the channel 
length depends upon the technology supported. The longer the channel length, 
the smaller the channel-length modulation. There is, however, a trade-off between 
the silicon area and distortion for small channel-length design. 
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2.2.3 Series-Parallel Quad Resistor with Unscaled-Gate Compensation 
The cubic distortion generated in the series-form resistors can be eliminated by 
adopting a series-parallel structure. This is achieved by disconnecting the buffer 
input at the centre of the SPR-III and applying the signal from the mid-point of 
the SPR-I. Such a modification produces a new series-parallel quad resistor, which 
is denoted as (SPQR-I), in Fig. 2.5(a). The upper branch current in the SPQR-I 
is 
Il = K3 [(Vc - VT)vd, --V (vd - VDI 8 Vc v3J 4 ý_ V 
(2.13) ( T) VVB B 
and the lower branch current is 





(C- T) B -B 
where Kp is the transconductance parameter for the MOSFET in series-parallel 
configuration. The cubic distortion terms in both Eqns (2.13) and (2.14) have 
opposite-phases. Consequently, the sum of these branch currents is 
I, p=2K. p[(Vc-VT)vda-4 V 
(vd-vs)) 
aa 
The remaining distortion is that due to bulk modulation effect. 
(2.15) 
It is notable that the drain-to-source voltage for each transistor in the SPR 
is reduced to approximately half of that in the PFR. The reduction in vd, lowers 
the nonlinearity and improves the operating range [4]. The improvement occurs 
because of the increase in drain-to-source signal swing before the MOSFET is 
driven into saturation. This advantage can be applied to the PFR equally well by 
splitting the individual TCR-I and TCR-II into identical structures. The resulting 
structure is a series-parallel type which is named as SPQR-II in Fig. 2.5(b). 
Under ideal conditions, the signals generated at the mid-points of SPQR-II 
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are 
Vd + V3 
vx = vy =2 (2.16) 
This is a purely common-mode signal because two identical nonlinear TCR-I's 
and TCR-II's function as potential dividers. This is in contrast to the SPR struc- 
tures where the mid-point voltage is the common-mode signal plus a nonlinearity. 
Analysis shows that the SPQR-II has the same current expression as the SPQR-I. 
The SPQR-II structure can be further simplified to the SPQR-III (Fig. 2.5(c)) 
which only uses 3 buffers, thus saving hardware, power consumption and silicon 
area. Although the SPQR-II requires more elements, it does however maintain a 
modular structure. 
Using the former criteria for the resistance comparison, the channel length 
for PFR, SPR and SPQR are in a ratio of 4: 1: 2. Under this condition, the bulk 
quadratic distortion in SPQR is the same as that for the PFR and SPR. Assuming 
that the three resistor structures adopt the same dimension buffer, the area of the 
transistor pairs for the PFR, SPR and SPQR are in a ratio of 4: 1: 4. Even though 
the SPQR requires the channel length to be a factor of two lower than that in the 
PFR, since there are four transistors, the silicon area for the SPQR and PFR are 
the same. 
2.3 MOS Resistors with Dual Gate-Bulk Com- 
pensation 
Y 
The preceding section has demonstrated the influence of the bulk modulation 
effect in the unscaled-gate compensation resistors. This section describes dual 
gate-bulk compensation techniques that can significantly improve the linearity. 
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Prior to discussion of the linearisation techniques, modified arrangements of the 
TCR-I and TCR-II together with their CMOS implementation approaches are 
described. 
The dual gate-bulk compensation schemes attempt to eliminate bulk or body 
effect by simultaneously modulating the gate and bulk terminal of a MOSFET. 
This can be achieved by converting the gate-compensated TCR-I and TCR-II 
into their gate-bulk-compensated counterparts (Fig. 2.6) accordingly. Consider 
the simplified Level-2 non-saturation drain-current expression of (2.1) with the 
assumption that carrier mobility is constant. The currents in the gate-bulk- 
compensated TCR-I and TCR-II become 
1 Il = 2K[(Vc - VT)vd, +2 Vd, +4-, /OB -VB 
vds' (2.17) 
and 
I2 = 2K[(Vc - VT)vd, -l v2 
7 
v2 (2.18) 24 OB - VB 
where 
VT = VFB + OB + ^/'%/0B - VB (2.19) 
Contrast Eqns (2.17) and (2.18) with Eqns (2.2) and (2.3). It can be seen that 
the independent quadratic terms are the same but the bulk-dependent quadratic 
terms exhibit opposite signs. Furthermore, these bulk-dependent quadratic terms 
are a function of the difference potential vd,. Although these modified TCR-I and 
TCR-II circuits produce distortion levels comparable with the gate-compensated 
TCR structures, the oppositely signed quadratic terms can be suppressed when 
the blocks are used as in the previous linearisation schemes. 
There are two approaches to implementing a CMOS buffer for this dual gate- 
bulk compensation technique. The first is to use a simple source follower [9] as 
discussed in section 2.1. Generation of Vc in Eqns (2.17) and (2.18) relies on 
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the p-channel source follower of Fig. 2.2. The relationship is described by Eqn 
(2.5). Since the n-channel gate-coupled transistor pair is no longer connected to 
a negative bulk supply, n-channel source followers must be used to provide the 
negative bias as well as coupling the terminal voltage to the bulk terminals. Fig. 
2.7 shows the circuit diagram of an n-channel source follower. The dc bulk voltage 
can be obtained as 
VB = -(VBIAS - VSS) 
IB 
- VT0 (2.20) KB 
where IB is the dc bias current for the n-channel source follower, KB is the 
transconductance parameter of the transistors M1 and M2 in the source follower 
and VTO is the threshold voltage for an n-channel transistor at zero bulk voltage. 
Substituting Eqns (2.5), (2.20) into (2.17) and (2.18), the current expressions for 
source-follower-based TCR-I and TCR-II are 
Il 2K[( 
FlBI 
-}-VTOpVT)vdsý- vd, ý- vd, ] 24 
OB + KB 
+ VTO 
and 
I2 = 2K[( 
FIBI 
+ VTOp - VT)vds -1 vds vd] (2.22) 24B+ xB + VTO V 
Therefore, the resistance is dependent on the p-channel and n-channel process 
parameters, as discussed previously. 
The second approach is the differential-pair-based level-shifting buffer 
(LSB) 
[16], [17]. Fig. 2.8 illustrates the schematic diagram of the n-channel LSB. The 
saturation-mode NMOS buffers produce level shifted outputs 





v= IB +VT 2.25 KB () V 
I 
VB-- K-VTO (2.26) KB 
The LSB performs dual buffer and gate-bulk bias function. It can be noticed that 
both VV (Eqn (2.25)) and VB (Eqn (2.26)) are defined by a set of n-channel process 
parameters. This is in contrast to the simple source-follower approach described 
previously, where the term Vc (Eqn (2.5)) is quantified by the p-channel process 
parameters. Replacing Vc and VB by V6 and VB, respectively, in the Eqns (2.17) 
and (2.18), the resulting current expressions for the TCR-I and TCR-II are 
Ii = 2K( 
IB 
B 
vds +2 vd3 + vd, ] (2.27) 




B I2= 2K[ vd3 -1 v2 - 
ry 
v2 ] (2.28) KB 2 
4V OB + KB + VTO 
Any variance in the bias-transistor process parameters in the external network (not 
shown in Fig. 2.8) may cause the shift of threshold voltage, and thus a change 
in the bias current and the resistor value. It is also the same situation for IB in 
the equations (2.21) and (2.22). Unlike the earlier-mentioned source follower, the 
transistor-type of the LSB is identical to the gate-bulk-coupled MOSFETs. This 
scheme avoids the problem of matching the p-channel and n-channel devices. The 
resistor reduces the parameter dependent terms when compared with the source- 
follower-based TCR-I or TCR-II where the resistance depends on VTOp and VT 
terms (equations 2.21 and 2.22). The only disadvantage is that the gate-bulk- 
compensated TCR-I or TCR-II requires two extra transistors when compared 
with the gate-compensated TCR-I or TCR-II, but in a VLSI context this would 
not be a significant issue. 
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2.3.1 Parallel-Form Resistor with Dual Gate-Bulk Compensation 
Replacing the gate-compensated TCR-I and TCR-II by gate-bulk compensated 
TCR-I and TCR-II circuits, respectively, a dual gate-bulk compensated PFR is 
formed. In contrast with the earlier floating resistor [8], [9] in which p-channel 
controlled devices are biased via n-channel buffers, the LSB can be directly utilised 
in implementing the general parallel-form resistor as shown in Fig. 2.9. Assuming 
the transistors in the buffer are identical to the controlled devices M1 and M2, an 
analysis (using Eqns (2.1) and (2.23) to (2.26)) has shown that 
Ii = 2K, [ 
jKp 
BpVd, + (1 + 6Bp)vd, I 2 
and 











2 OB+ +VTO 
where IBp is the bias current for the parallel form resistor and Kp is the transcon- 
ductance parameter for the matched set of transistors. The addition of these two 
currents yields 




Although the resistance dependence on threshold voltage is not completely elim- 
inated (since the bias current IB will be sensitive to threshold parameter varia- 
tions), the resistance of this modified PFR can exhibit a smaller dependence on 
process parameters when compared with source-follower-based structures [8], [9]. 
The remaining distortion is principally due to the small cubic term and other 
second-order factors such as mobility degradation and geometrical mismatches 
which are ignored in the approximate analysis. 
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2.3.2 Series-Pair Resistors with Dual Gate-bulk Compensation 
The principal merit that series-pair structures offer, i. e. lower silicon area as dis- 
cussed in Section 2.2, is offset by the large quadratic bulk distortion component. 
As a result, this usually requires that they operate in high-supply-voltage applica- 
tions so as to improve the nonlinearity. This restriction can be relaxed by applying 
the gate-bulk compensation technique [16], [17]. Following the gate-compensated 
series resistor schemes of Fig. 2.4, a group of gate-bulk-compensated SPR can be 
formed as shown in Fig. 2.10. Given the constant mobility assumption in Sec- 
tion 2.1, the currents Ist and I; 1 flowing via SPR-I are obtained by solving the 
mid-point voltage based on Eqn (2.1) and substituting back the obtained value 
into the branch currents. Since the branch currents are identical, only one branch 
current is sufficient to define the transfer function. It is given by 
(1 + 8B 3)2 Iý1 = Ký 
Iasvdý 
- Vds] (2.33) K, 8 IRL xV/ý5, 
where 
bB, _ (2.34) 
2 OB+ K; -+VTo 
The distortion is the bias-dependent cubic term. As expected, however, the two 
currents for the SPR-II and SPR-III as shown in Figs 2.10(b) and (c) would be 
equal: 1,2 = 1,3 = Isl. The linearisation process can be appreciated by noting that 
SPR-I is a transformation of SPR-III [16]-[17] and as such, has similar terminal 
characteristics. Analysis shows that the mid-point voltage for the SPR-I is 
V 
Vd + Vs + 
(1 + Se') 
v2 (2.35) m=2I ds 
8 
and for 1, he SPR-II and SPR-III is 
v : -- 
Vd+v' 
- 
(1 +SB')v2 (2.36) 
28 ds F--K, 
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These two expressions are very similar to those described previously in Eqns (2.11) 
and (2.12). 
2.3.3 Series-Parallel Quad Resistors with Dual Gate-bulk Compensation 
Although the dominant quadratic distortion terms are absent in SPR-I and SPR- 
III structures, the cubic nonlinearity generated can significantly degrade the THD 
performance. Fig. 2.11(a) illustrates a gate-bulk compensation series-parallel quad 
resistor (SPQR-I) [19] which cancels both the cubic nonlinearity and the bulk- 
dependent quadratic term. It is easily seen that the upper branch consisting of 
Ml and M2 together with the arrangement of the LSBs is the SPR-I. With the 
mid-point potential buffered to the "commoned" gates and bulk terminals of M3 
and M4, the dominant quadratic nonlinearity in the lower branch current is also 
suppressed but in this case, the concomitant cubic distortion component appears 
with reversed sign. 
Linearisation in this series/parallel quad resistor (SPQR-I) configuration is 
therefore enhanced in relation to that of SPR structures by distributing the signal 
across pairs of devices without having the associated cubic non-linearity appearing 
in the net terminal current. Since the signal potential is distributed almost equally 
across the devices, the residual distortion (due to mobility degradation) would 
be expected to be lower than that in parallel schemes where individual devices 
support the full signal potential. This strategy can be applied for the PFR to 
generate the gate-bulk- compensated SPQR-II and SPQR-III as shown in Fig. 
2.11. 
Noting that the upper portion of the SPQR-I is an SPR-I, the upper branch 
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current of Eqn (2.33) is the same. Thus, 
B_P (1 + SBsr)2 3 Il = K3P 
CV 








2/B +K /+vTO 
where K, p is the transconductance parameters for the controlled series-parallel 
devices and the matched set of transistors in the LSB. The lower branch current 
is 




Vds] (2.39) K'p 8K 
Since the first cubic terms in these branch currents are oppositely signed, then 
adding the two branch currents gives 
I, pi = 2Kp 
IB ,pK Vd, 
Jp 
(2.40) 
As shown earlier, the dominant cubic distortion terms and bulk quadratic terms 
are cancelled. The remaining distortion is principally influenced by the mobility 
degradation effect. A comparison of this effect with other group of resistors is 
carried out in a later section. 
In the case of the SPQR-II and SPQR III, the mid-point voltages are purely 
common-mode. Their current expressions, under the constant mobility assump- 
tion, are equal to the SPQR-I; IJp2 = Isp3 = Ispl 
2.4 MOS Resistors with Scaled-Gate Compen- 
sation 
The objective of this section is to introduce an alternative technique which can 
suppress the major quadratic components in the signal current of a 
MOSFET. 
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First, the circuit elements required by this technique are described and then the 
linearisation of a grounded and floating MOSFET. 
The scaled-gate compensation scheme [5] scales the terminal signal used to lin- 
earise MOS transistors. The magnitude of the scaled signal is chosen to correlate 
with the process parameters such that application to the gate only, completely 
suppresses the quadratic terms. Although passive resistors and operational am- 
plifiers are available for scaled signal generation, this method is not suitable for 
integrated circuits. A new CMOS compatible network is proposed [7] which solves 
this problem. Fig. 2.12 shows the circuit diagram of the scaled signal generator 
based on the `inverse function approach' [47]. 
The circuit essentially consists of two sections: `drive' and `copy'. The drive 
section is formed by transistors M1, M2, M5 and M7 whereas the copy section 
is formed by transistors M3, M4, M6 and M8. Transistors M1-M4 constitute two 
differential pairs with tail currents equal to 21. By means of the p-channel current 
mirror M7-M8, the voltage V,, is copied to the scaled differential pair M3-M4, 
yielding the required weighted voltage. 
Let the transconductance parameters for M1/M2 and M3/M4 to be Kl and 
K2, respectively. Using the saturation drain current given by Eqn (E. 18) and 
assuming constant mobility: 





+ VTO (2.42) 









FjII I2 Vin = V, 9-11 - v9s2 =- 
K1 
(2.45) 
the generated scaled voltage is thus obtained as 
Vg - 
VC + Vg33 - Vgs4 = 
VC +K º'in 2.46 xl () 2 
It will be appreciated that the gate drive is tunable via the control voltage Vc and 
the ac signal magnitude is governed by the ratio of the aspect ratios of the differen- 
tial transistor pairs. This tuning scheme differs from FPR, SPR and SPQR in that 
tuning does not change the bias current nor, as result, the power consumption. 
2.4.1 Scaled-Gate Compensation: Grounded Resistor 
The most straightforward implementation is to linearise a grounded resistor as 
shown in Fig. 2.13 using the scaled generator of Fig. 2.12. Assuming constant 
mobility and zero cubic terms, the non-saturation drain current of Eqn (1.11) 
flowing into the grounded transistor is 
Id = 2K[(Vc + 
JEK1 
Vin - VT)Vn - (1 + )V n} (2.47 
222 OB-VB 
where VT is defined in Eqn (1.14). If it were possible to set the aspect ratio of the 






then Eqn (2.47) reduces to 
Id = 2K(Vc - VT)Vn (2.49) 
The quadratic term would be eliminated with the remaining odd nonlinearity 
(which is ignored in the analysis) being relatively small. It may be noted that the 
52 
resistance is tuned via the control voltage Vc but is dependent on the threshold 
voltage parameters. Since the differential-pair structure of the scaled generator 
offers an extremely high input impedance, the loading effect is much reduced, and 
resistance values in the MSZ range are readily available. This is in sharp contrast 
with the Bilotti grounded resistor [3] for which the dc bias network must offer a 
very high resistance in order not to disturb the controlled MOSFET resistance. 
In practice, it may not be possible to achieve the necessary precision in setting 
Kl and K2 to satisfy Eqn (2.48) and some even-order distortion will remain. 
2.4.2 Scaled-Gate Compensation: Floating Resistors 
Scaling the gate drive as in the grounded-resistor scheme can be applied equally 
to the synthesis of new floating resistors by employing identical parallel structures 
as shown in Fig. 2.14. This symmetrical arrangement essentially drives the gates 
with scaled version of vd and v,. Using the usual assumptions as above, the upper 
branch current of Eqn (1.11) is 
Il = 2K[(Vc +-VT)(vd-vs)- + -v)(2.50) VrVd 22 Oe - VB 
and the lower branch current is 
IZ = 2K[(Vc + 
F2K- 
vVT)(vd - vs) + )(vd - vs2 2 ¢B - VB 





produces a sum current 
(2.52) 
I1 + Iz = Ip = 4K(Vc - VT)vds (2.53) 
It should be noted that by comparison with the grounded resistor case where 
PK: 2, the ratio of the aspect ratio is close to 1. The structure is an alternative 
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implementation of the PFR with the difference that the gate-compensated signal is 
scaled according to the process parameters. Setting K=1, the scaled generator 
performs as an unscaled buffer and can be applied as previously described, taking 
advantage of the fact that tuning of the control voltage Vc does not alter the 
power consumption. 
2.5 Second-Order Effects 
That bulk effect is the dominant factor affecting distortion has been' established 
both by simulation and by experiment. However, with the bulk effect adequately 
suppressed, mobility degradation, geometrical mismatches and channel-length 
modulation must be considered as factors affecting the linearity of MOS resistors. 
Practical designs normally employ long channel transistors in order to minimise 
the channel-length modulation. Geometrical mismatches depend both on the size 
of the transistors and their layout but can be reduced to low levels. Mobility 
degradation effects on the other hand constitute a particularly important sec- 
ondary source of distortion. Emphasis in this section is placed on analysis of the 
mobility effect in gate-bulk-compensated MOS resistors. 
With reference to the proof in Appendix G-1, the current expression of Eqn 
(G. 19) for the PFR with mobility degradation effect is approximated as 
Ip 4K' [Ij vd, -1O (1 + 8Bp) 
IBpvds 
(2.54) 
r Kp 2 Kp 
+1 Op(l + 5BP) 
2v 
4 de} 
where Kp and Op are defined in Eqns (G. 7) and (G. 11), respectively. It should be 
noted that this approximation assumes the mobility-related cubic term is signif- 
icantly larger than the gamma-related cubic term as is the case for the process 
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parameters given in the Appendix B. The remaining symbols have been described 
in the above sections. Similarily, the approximate Eqn (H. 18) for the SPR struc- 
tures is 
I FLB 12 
. 91 = 




+1 e3(1 + SBa)2vds 




where K; and 9, are defined in Eqns (H. 11) and (H. 16), respectively. Then, the 
equation for the SPQR structures can be approximated as 
Ispl = I, p2 = Isp3 2K; p [I 
BJ Vd3 -1 esp 







0JP(1 + 5BJp)2V3 ] 
16 
where K; P and 
O, p are described in Eqns 
(1.3) and (1.4), respectively. 
To achieve identical resistance value, the channel lengths and bias currents 
are chosen so as to equalise the nominal resistance values and quiescent buffer 
voltage levels. For a given channel width W, the channel lengths Lp, L, and L, p 
are required in the ratio 4: 1: 2 when IBp, IB, and IBsp are in a 1: 4: 2. For K, = K' 
and I= IBa, the relationship is 
(2. 57) I- /iAIiAI B' FLK, KKp K; V 
Substituting Eqn (2.57) into (G. 11), (G. 12), (H. 16), (H. 17), (1.4), and (1.5) ac- 
cordingly, gives we have 
b'B=8Bp=5B, =8B, p= 
(2.58) 
2 OBE' Ký+VTO 
and 
0' =B (2.59) 
(1+e K-) 
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Consequently, Eqn (2.54) for the PFR (2.54) can be re-written as 






)2v3 K24 di 
and that for the SPR in Eqn (2.55) becomes 





(1 +8 )29/vd, - 
(1 + 6B)ýVd, I gg 
Ký 
The final expression for the SPQR in Eqn (2.56) is 
Ispl = Isp2 = I3p3 K'[ 
71 
K, vd, -4 
19'(1 
+ 6B) vd3 




The mobility-degradation effect generates quadratic and cubic nonlinear prod- 
ucts. The coefficents of the quadratic and cubic mobility-related term in the PFR 
is related to the SPR in a ratio of 2: 1,2: 1 and to the SPQR in a ratio of 2: 1, 
4: 1, respectively. Apart from the sign of the cubic mobility term, the SPR has 
approximately the same mobility-degradation product terms as the SPQR. How- 
ever, the large bias-dependent cubic term in the SPR still dominates the overall 
distortion performance despite the presence of this non-ideal effect. In this re- 
spect, the SPQR circuit offers a better distortion performance than the PFR and 
SPR circuits. 
2.6 Applications of MOS Resistors 
In this section, illustrative examples of the application of MOS resistors to fully 
integrated continuous-time filters are discussed. First the conversion of the clas- 
sical Tow-Thomas biquadratic filter [88], [89] into the GVCR-based MOSFET-C 
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filter is discussed. This is followed by a description of simple Sallen-Key filters 
[901 and how such filter modules can be built using MOS buffers, buffer-based 
MOS resistors and capacitors. A fourth-order SPQR-based Sallen-Key lowpass 
filter example is given. 
The starting point in GVCR MOSFET-C filter design is an active RC proto- 
type network in which the resistors can be replaced by linearised grounded or virtu- 
ally grounded MOS transistor networks. These operate in triode region such that 
the input-output operation of the resulting MOS filter is linear over an extended 
voltage range. The conversion of active-RC networks to GVCR MOSFET-C im- 
plementation is therefore restricted to filter circuit topologies based on virtually 
grounded resistors. Similar approaches are applied for the buffer-based MOS filter 
but the essential resistive elements must be of the floating form. 
2.6.1 A Tow-Thomas Second-Order Lowpass Filter 
The second-order section is perhaps the most important practical building block in 
the design of active filter. The Tow-Thomas section (88, (89] offers simultaneous 
second-order lowpass, and bandpass filtering of the input signal. With minor 
changes or additions, virtually any other second-order function (such as bandstop, 
allpass and highpass) can be realized. 
With reference to the circuit diagram of Fig. 2.15, it can be seen to consist of 
two integrators (one of which is the summing lossy integrator) and one inverter. 
Routine analysis shows that the transfer functions at different tapping points are 
-1 V4 
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where H is the passband gain, wo is the natural radian cutoff frequency and Q is 
the quality factor. By comparing the coefficients of Eqns (2.68) and (2.69), the 
following relationships are obtained 
wo =1 (2.69) 
, 
IC, C2R2R4 





Since it is usual to use both the frequency and magnitude scaling, the following 
choices are made 
Cl = C2 = 1F (2.72) 
R2 = R4 = 1SZ (2.73) 
These choices set the parameters as 
wo = 1rad/, s (2.74) 
Rl =Q (2.75) 
R1 (2.76) 3=H 
and giving the normalised form shown in Fig. 2.16. This circuit 
[7] form the basis 
for the design of a MOSFET-C second-order section. 
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Fig. 2.17 shows the circuit diagram for the classical RC active filter imple- 
menting a second-order Chebyshev lowpass function with 0.5 dB passband ripple. 
The low-frequency gain (H) of the filter is taken to be unity. For the Chebyshev 
response, Q is chosen to be 0.86 which sets the ratio of Rl with respect to 1Q. 
The conversion to its equivalent GVCR-based filter structure is demonstrated in 
Fig. 2.18. The 3 dB cut-off frequency is scaled at 4.7 KHz (The simulation of 
this filter will be described in chapter 3). It may be noted that the presence of 
common inputs could reduce the number of (identical) control circuits required 
(as embodied in Fig. 2.12) to only four, thus leading to the simplified structure 
shown in Fig. 2.19. 
It is of particular interest to note that grounded GVCRs and MOS operational 
amplifiers can be pre-designed and stored as standard cells in a computer library 
and would therefore make effective use of available VLSI CAD tools. 
2.6.2 Fourth-Order Sallen-Key Lowpass Filter 
The circuit given in Fig. 2.20 was originally described by Sallen and Key [90] 
and is a second-order lowpass filter utilizing single feedback. In this circuit, the 
non-inverting amplifier provides a relationship between V2 and Va, which is 
Y2(s)=K 
Va 
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Setting K=1, the non-inverting amplifier reduces to a voltage follower which 
can easily be implemented in CMOS form. Choosing Rl = R2 =1 11 and also 
wo = 1rad/s gives two important design equations 




In principle, several sections can be cascaded to achieve high-order filtering. The 
nature of the filter response (Butterworth, Chebyshev etc. ) can be selected 
by choosing the appropriate values for the Q factors and natural frequencies. 
Similarly, if the Sallen-Key filter is cascaded with a first-order lowpass stage, odd- 
order filters are formed. 
An example of the 4th-order normalised Butterworth lowpass filter is shown 
in Fig. 2.21. For a Butterworth response, the quality factors Q1 and Q2 for the 
first and second section are required to be 0.54 and 1.31, respectively. This sets 
the capacitor values according to the Eqns (2.81) and (2.82). The first step for 
a fully integrated filter implementation is to choose appropriate circuit elements. 
Since the circuit topology requires floating resistors, MOS types such as PFR, 
SPR and SPQR can be employed in this filter. The buffer can take any form, for 
example; MOS operational amplifier, MOS source follower etc. . 
Fig. 2.22 shows 
an equivalent SPQR-based Sallen-Key lowpass filter having a 37 KHz 3 dB cut- 
off frequency. The SPQR-I [19] and unity-gain buffer [91] are used for the filter 
synthesis. Fig. 2.23 shows the schematic diagram of the buffer (a VanPeteghem- 
Rice LSB [16], [17} plus a source-follower stage). It is notable that this filter does 
not require operational amplifiers. This not only reduces the silicon area, but 
can also extend the filter response to higher-frequency operation because of the 
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wideband capability of the buffer. 
With reference to the indicated dotted outline in Fig. 2.22, the filter can be 
further reduced to the simplified form (Fig. 2.24) based on the equivalence of the 
structure of SPR-II and SPR-III as described previously in Chapter 2. The syn- 
thesis method is advantangeous especially in the realization of higher-order filters 
owing to the employment of a common buffer structure and possible reduction 
in buffer numbers. Furthermore, the buffer design is straightforward, and avoids 
complicated transistor-level design. As for GVCR-based filters, the filter together 
with the synthesis technique is also suitable for pre-defined library cells and CAD 
design automation. Finally, this network avoids the cost of balanced structures 
and achieves a high degree of linearity by individually linearizing each resistor. 
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Performance Comparison of 
MOS Resistor Circuits 
In this chapter, emphasis is placed on evaluating the performance of each resistor 
in terms of distortion level, signal handling capability, silicon area, power con- 
sumption, and bandwidth etc. . The relative advantages and disadvantages are 
also compared. This invariably suggests a trade-off when attempting to select a 
particular resistor structure for analogue signal-processing tasks. Simulation and 
experimental results related to application examples are presented and explained. 
It is shown that the results agree very well with the theory and observations. 
3.1 Simulation Results 
3.1.1 Unscaled-Gate Compensation Resistors 
SPICE simulations using realistic Level-3 transistor models with gate-voltage- 
dependent mobility have been performed. Appendix B presents the Plessey 2µm 
P-well CMOS process parameters used in these simulation examples. In an at- 
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tempt to make fair comparisons of the performance of PFR, SPR and SPQR 
structures, the aspect ratios have been chosen so as to obtain equal resistances. 
Thus, for a given channel width W, the PFR, SPR and SPQR channel lengths L,, 
Lp and L, p are required in a ratio of 4: 1: 2. In this case, the transistors were n type 
with W= 10µm, Lp = 100µm, L, = 25µm and L, p = 50µm. The process pa- 
rameters employed for n-channel transistors were 0=0.15V-1 and -y = 0.65V 2. 
The respective p-channel source-follower-based buffers, shown in Fig. 2.2, were 
allocated identical dimensions with transistor aspect ratios of 10µm/20µm. 
Fig. 3.1-+3.3 displays the family of static characteristics for the unscaled-gate- 
compensated PFR, SPR-III and SPQR-I shown in Fig. 2.3,2.4(c) and 2.5(a), 
respectively. It may be seen that the the I-V characteristics in the first and 
third quadrants are different. The third quadrant typically offers better linearity 
as well as equal spacing between each individual tuning voltage. The spacing 
of these curves demonstrates the extent to which the resistors can be tuned via 
control voltage Vc as defined in Fig. 2.2. 
Fig. 3.4 assesses how the distortion varies with the change of resistance value 
for a ±5V supply. The distortion was obtained by Fourier analysis of the signal 
current. Their simulated transfer characteristics combined with the distortion 
versus input signal (1KHz) at a nominal resistance of 185.2K Q are plotted in 
the Fig. 3.5 and Fig. 3.6, respectively. As predicted in Section 2.2, these results 
confirm that the PFR and SPQR have identical dominant quadratic distortion 
while the SPR suffers from an additional bias-dependent cubic nonlinearity being 
a function of both the gate-overdrive bias and signal level. 
Table 3.1 summarises the relative performance including the distortion result- 
ing from worst-case mismatches. The mismatch study reveals that even for a ±2% 
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worst-case mismatch, there is no significant change in the total harmonic distor- 
tion for each resistor. The unscaled-gate compensation resistors are insensitive to 
geometrical mismatches because the body-effect quadratic distortion term domi- 
nates the overall distortion and masks the effect of mismatching. The influence 
of mobility degradation has been studied by increasing the mobility degradation 
factor up to 0.4. It should be noticed that this is an exceptionally high value. 
The simulation results for this situation are shown in Fig. 3.7--º3.8 and Table 3.2, 
respectively. It is clearly observed that mobility degradation effect slightly offsets 
the THD performance of PFR amongst others. This is mainly due to the fact 
that each device in the PFR has the full gate-to-source signal potential applied 
across it rather than approximately half as in the SPR-III and SPQR-I. Since the 
increase of THD levels due to the increase of mobility factor in the three resistor 
cases (Table 3.1 and Table 3.2) is small, it can be deduced that for `resistors' 
mobility degradation is not a key factor in the overall distortion. 
With reference to Table 3.2, the power consumption (assuming that these 
resistor structures employ identical buffer structures with equal aspect ratio di- 
mensions) obtained for the PFR, SPR-III and SPQR-I is related in a ratio of 
2: 1: 3. The low power consumption of the SPR-III reflects its simplicity and 
smaller component count. Furthermore, the SPR-III is silicon-efficient and has 
better high-frequency characteristics because of the shorter channel length re- 
quired. The relative bandwidth comparison as shown in Table 3.1 and Fig. 3.9 
indicates that the normalised bandwidth for the PFR, SPR-III and SPQR-I is 
1: 14.9: 3.1. This is roughly similar to the single-transistor case [91, [221 where the 
frequency characteristic is inversely proportional to the square of channel length. 
This study illustrates that in practice, residual nonlinearities are largly 
due 
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to bulk modulation. The contributions due to mismatches and mobility degra- 
dation effect are not critical in this group of resistors. These resistors may be 
of use in applications where large resistances are desired and linearity is of sec- 
ondary importance. For fixed resistor implementations, the SPR-III is relatively 
efficient, particularly in terms of area, power consumption and bandwidth. The 
total harmonic distortion can be lowered using high gate-overdrive bias (Vc - VT) 
to minimise the bias-dependent cubic term as described in Eqn (2.11). For tunable 
resistor applications, the PFR and SPQR-I are the appropriate choices because 
of the absence of a gate-overdrive bias-dependent cubic nonlinearity. Although 
the PFR may be acceptable because it is simpler than the SPQR-I and its dis- 
tortion performance is on par with that of the SPQR-I, its bandwidth is inferior. 
Therefore, the choice between the PFR and SPQR-I depends on the frequency 
requirement. The linearity of the PFR and SPQR-I can be improved via the 
increase of back-gate bias as can be seen in both Eqns (2.8) and (2.15). 
3.1.2 Dual Gate-Bulk and Scaled-Gate Compensation Re- 
sistors 
The results of simulations carried out on both the dual gate-bulk and scaled- 
gate compensation resistors are now described. These two resistor techniques are 
aimed at suppressing the bulk modulation, which as noted, is the major source 
of distortion in the unscaled-gate compensation resistors described earlier. The 
simulations are performed using identical resistance, common MOS models (Ap- 
pendix B) and f5V supplies. The channel lengths adopted for the PFR, SPR, 
SPQR and GVCR were 100µm, 25µm, 50µm, and 50µm, respectively. In all cases 
the channel width was set to 101im. The transistors of the LSB (shown in Fig. 2.8) 
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were assumed to be identical and matched to the corresponding transistor pair 
in each dual gate-bulk compensation resistor. In the case of the GVCR scaled 
generator of Fig. 2.12, the transistor dimensions were 5µm/60µm, 13µm/60µm, 
70µm/10µm and 80µm/10µm for M1-M2, M3-M4, M5-M6 and M7-M8 respec- 
tively. The bias voltage VBIAS was -3.8V. 
The family of static characteristics for the two groups of resistor are detailed in 
Fig. 3.10--+3.16. By comparing the characteristics curves with those of unscaled- 
gate compensation resistors in Fig. 3.1-+3.3, it can be seen that reduction of the 
gamma-related quadratic term reduces the asymmetry, between the first and third 
quadrant. The dual gate-bulk compensation resistors are controlled via voltages: 
V' and VB which are simultaneously established by the bias current IB in Fig. 
2.8. Similarly, tuning of the GVCR via Vc is depicted in Fig. 2.12. 
The linearity for a set of I-V curves can be assessed by examining the to- 
tal harmonic distortion with variation of resistance for a given input signal level 
as shown in Fig. 3.17. Prior to discussion of the curves, it should be mentioned 
that the analytical expressions which are based on the simplified Level-2 equa- 
tions are established in Appendix G-I and assume that the device is symmetrical. 
They do not, however, fully explain the trend of the THD curves. The princi- 
pal reason lies in the fact that simulations are based on actual Level-3 models. 
The semi-empirical Level-3 models are most often employed because they can be 
more closely tailored to experimental results. Although Level-2 equations are di- 
rectly related to device physics and can adequently predict the nonlinearity of the 
unscaled-gate compensation resistors where the bulk effect is dominant, they are 
not as accurate as Level 3 for predicting low distortion levels. 
Appendix J ssm- 
marises the analytical expressions for the dual gate-bulk compensation resistors 
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using simplified Level-3 equations. Basically, the cubic terms are approximately 
the same as those of the Level-2-based expressions (Appendix C-I). The differ- 
ence is that a small gamma-related quadratic term is generated which subtracts 
from the mobility-related quadratic term. These two terms it may be noted are 
bias-dependent. In a typical design where, for example, the gate-overdrive bias 
is 2V and process parameters are as shown in Appendix B, the mobility-related 
tb OIA 
quadratic term would be larger Athe gamma-related quadratic term. 
Thus, re- 
ducing the gate overdrive in the process of tuning a resistor would increase the 
gamma-related quadratic term and decrease the mobility-related quadratic term, 
resulting in a reduction in the nonlinearity. With reference to Fig. 3.17, it is inter- 
esting to observe that some cancellation of mobility and bulk terms occurs in all 
structures except the SPR, and results in a distortion minimum. The monotonic 
increase in the SPR distortion curves is principally due to the increase in the cubic 
nonlinearity with decreasing bias. By comparing the quadratic coefficients of the 
simplified Level-3 expressions (Appendix J), it can be seen the magnitude of the 
dominant quadratic coefficient for the SPQR structures is half of that in the PFR 
structure. The simulation results agree with the theory that the SPQR networks 
offer a THD improvement over the PFR network of up to 6dB. 
The GVCR structure should in principle be expected to exhibit a similar dis- 
tortion level to the SPQR because the mobility degradation level is the same. This 
is not the case in practice, due to the imperfections in the scaled generator. Fac- 
tors such as the mobility degradation effect in the differential pairs and imperfect 
current mirrors etc. would also cause an error on generating a linearising/control 
signal, resulting in incomplete cancellation of distortion. The similar THD 
levels 
confirm that the terminal characteristics of the SPR-I and 
SPR-III are virtually 
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identical. This is also the case for the group of SPQR structures. 
Having discussed the variation of THD versus tuning of resistance, the signal- 
handling capability for a given resistance is considered. Fig. 3.18 and 3.19 collec- 
tively group the transfer characteristics and THD plots against input signal for 
nominal resistance 120KQ. With reference to Fig. 3.19, it can be seen that the 
THD curves for most of the resistor structures exhibit a `ripple-like' shape rather 
than a monotonic increasing function. This will be explained by examining the 
PFR as an example. 
Consider the PFR schematic diagram of Fig. 2.9 and assume that the transistor 
pair is grounded at the `source' end thus setting the potential v, = 0. For a 
positive-going signal vd, the gate-to-source voltage of M1 must be greater than the 
drain-to-source Vd, voltage, thus it is operated in the non-saturation region. The 
transistor M2, on the other hand, can only be maintained in the non-saturation 
region when vd, is less than (Vc - VT). For a value of 120KSZ, simulation data 
reveals that the dc gate control voltage is VC' = 2.22V and the threshold voltage 
of the transistor pair is VT = 1.52V. This suggests that transistor M2 would 
approach saturation when vd, = 0.7V in peak value. Therefore, the dip of the PFR 
distortion curve at the first transition (1.5 Vpp) is largely due to the cancellation 
of the mobility degradation terms and the effective quadratic-related products. 
The second transition where the THD curve rises rapidly can be attributed to 
the fact that the current source transistor of the LSB shown in Fig. 2.8 is pushed 
into the non-saturation region under large signal conditions. Since the mid-point 
voltage of the SPQR-II and SPQR-III (Fig. 2.11(b) and (c)) is only half of Vds, it 
thereby doubles the signal level (3Vp, ) for the first transition. Although the SPQR- 
III in principle should be identical to the SPQR-II, the topological difference in 
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the buffer arrangement causes it to perform differently under large-signal drive 
conditions. The SPQR-I distortion curve of Fig. 2.11(a) exhibits similar behaviour 
but the signal level (2Vp, ) for the first transition is less than for the SPQR-II 
because the mid-point voltages are not purely common-mode signals. In order to 
illustrate the overall picture, the SPR-I of Fig. 2.10(a) is examined. Assuming 
the source terminal of M2 is grounded, the drain-to-source voltage across M1 
according to the Eqn (2.35) is vd, /2 - (1 +SB, )v2 , 






. This is not the case for either the SPQR-II or SPQR-III where 
FK, 
the drain-to-source voltage across each device in the upper and lower resistive 
branch is only vd, /2. Since one branch of the SPQR-I is identical to the SPR-I, 
the operating range of the SPQR-I is lower than that of the SPQR-II and SPQR- 
III. Compared with the unscaled-gate compensation PFR and SPQR-I in Fig. 
3.4, the dominant bulk distortion masks the minor details, resulting in monotonic 
behaviour. In the SPR case (Fig. 2.10), when either one of the transistors in 
the resistive branch approaches saturation, the current flowing becomes constant 
which creates an abrupt change in the distortion level at large signal. Referring to 
Fig. 3.19, the GVCR structure (Fig. 2.13) offers very good performance in terms 
of the signal level (3.5Vpp) for the occurrence of the first transition. This is due 
to the fact that the gate of the transistor M1 is coupled with a dc control signal 
plus approximately half of terminal signal (see Eqns (2.46) and (2.48)). Thus very 
high vd, is required before the transistor moves into saturation. 
The operating ranges of individual resistors, assuming that the transistors 
operate in their valid region, are compared in Table 3.3. These results show 
that the structures [16]-+[19] which distribute vd, across each transistor in the 
resistive branch increase the operating range compared with that of the parallel 
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form structures [8]-*[15]. This same is true of the single-device-based structures 
[3]--+[5], [7]--+[8] with terminal feedback to the gate. 
Perfect matching of MOS transistors can never be achieved and mismatches be- 
tween transistors generally introduce additional distortion. Geometrical mismatch 
must therefore be regarded as an important factor for design of linear resistors. 
In practice, the sensitivity of a resistor to mismatches is a function of layout, 
transistor size, circuit topology and complexity etc. . Table 3.3 together with Fig. 
3.20 assesses the worst-case THD curves at ±2% mismatch. The SPQR-III is the 
most sensitive circuit as two branch currents are simultaneously controlled by the 
shared buffer. Any mismatch in the shared buffer affects both branch currents, 
resulting in imperfect cancellation of distortion components. The SPQR-II and 
SPQR-III architectures are less sensitive in comparison with the SPQR-III. The 
GVCR structure suffers from the second largest sensitivity figure due to the er- 
rors in generating a precise linearising/control signal. The lowest sensitivity to 
mismatch is obtained for the SPR-III on the basis of its simplicity but the SPR-I 
is not as insensitive. The PFR, on the other hand, displays a fairly low mismatch 
sensitivity. However, notwithstanding mismatch considerations, the distortion 
performance of the SPQR-I and SPQR-II are still better than the PFR, SPR and 
GVCR by at least 3.6dß, 13dB and 9.71dB, respectively at 120KO for 0.5Vpp. 
Table 3.3 also compares the silicon area ratio for each resistor type. The ratios 
ignore the area associated with bias transistors and any increase due to the routing 
area. In the design of a dual gate-bulk compensation resistor, the LSB transistors 
are usually designed to be identical to the respective transistor pair in order to 
obtain good matching. On this basis, the PFR and SPQR occupy relatively large 
silicon areas and the SPR the smallest. 
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As the PFR requires the longest channel length, it needs smaller LSB bias 
currents to establish equal quiescent bias voltages and achieves low power per- 
formance as shown in Table 3.3. In the case of the SPR, the price paid for the 
shorter channel length and good frequency response is an increase in power con- 
sumption. Since the channel length of the SPQR is half of that in the PFR, the 
power dissipation is therefore higher than in the PFR. The GVCR, on the other 
hand, demands fairly low power. It is important to note that the power consump- 
tion is based on the sharing of a global bias circuit for the corresponding resistor 
network. 
The bandwidth performance is closely related to the channel length and archi- 
tecture. The simulated frequency responses of the resistors are depicted in Fig. 
3.21. With reference to the results in Table 3.3, it can be seen that the band- 
width of the PFR is the lowest whilst that of the SPR is the highest. Although 
the SPR-III exhibits lower sensitivity and silicon utilization than the SPR-I, the 
bandwidth is inferior. The SPQR and GVCR structures offer medium bandwidth 
performance. 
To conclude this section, it may be noted that when bulk effects are minimised, 
mobility degradation and geometrical mismatches are the major factors determin- 
ing distortion. Unlike the unscaled-gate compensation resistors, these resistors 
offer reasonably low distortion whilst operating from ±5V supplies In addition, 
the linearity, signal-handling capability, silicon efficiency, power consumption and 
bandwidth of each resistor is shown to depend on the circuit configuration. Thus, 
the choice of a resistor to meet a specific application requirement would need to 
be made with reference to all the relevant advantages and disadvantages. 
91 
3.1.3 MOS Filter Examples 
The performance of filters based on the proposed resistor structures, GVCR and 
SPQR-I is now investigated. This includes the signal-handling capability, distor- 
tion level and tunability of the filters. 
3.1.3.1 Second-Order GVCR-Based Filter 
The application of the basic GVCR as the resistive elements in the familiar two- 
integrator-loop second-order filter has been demonstrated in Section 2.6.1. SPICE 
simulations of the basic filter have been made based on the transistor dimensions 
shown in Fig. 2.18. The filter was designed to have a Chebyshev lowpass response 
with 0.5dB passband ripple. The transistor dimensions and bias voltage for the 
scaled generators were maintained at the values discussed in Section 3.1.2. The 
models were the Plessey 2µm process and supply voltages were ±5V. Auxiliary 
devices, including capacitors and operational amplifiers, have been assumed to be 
ideal. 
Fig. 3.22 illustrates that the 3dB cut-off frequency can be varied from 3.2KHz 
to 7KHz ie, a tuning ratio of 2.2. The amplitude/frequency response simulations 
show good agreement with the specification at the nominal cut-off frequency 
4.7KHz given in Fig. 3.23. It can be seen that stopband attenuation is up to 
100dB. Although this figure appears good, in practice, distortion and noise will 
limit the stopband attenuation. 
The distortion performance of the filter has been assessed using an input signal 
frequency at one-third of the cut-off frequency. With the filter tuned at cut-off 
frequen,; ies of 3.2KHz, 4.7KHz and 7KHz, the corresponding THD curves are 
shown in Fig. 3.24. The lowest frequency curve reveals that when the control 
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voltage Vc in Fig. 2.12 is low, the grounded transistor (shown in Fig. 2.13) enters 
into saturation before the large-signal drive violates the saturation requirement 
of the current mirror transistor M8. This causes the `ripple-like' phenomenon as 
described in Section 3.1.2 (see Fig. 3.19). Conversely, when the control voltage 
Vcj is tuned to achieve higher cut-off frequencies, then under large-signal condi- 
tions, the mirror transistor no longer operates in the saturation-mode condition; 
resulting in a rapid rise in distortion. With reference to Fig. 3.24, the filter can 
support input signals up to 4Vp,. These curves measured over a tuning ratio of 2.2 
suggest that even under a ±38% variation in process parameters, a signal swing 
of at least 3Vpp can be maintained for a 1% distortion. A wider tuning range can 
be achieved but only at the expense of reducing the signal-handling capability of 
the filter. 
It should be appreciated that these reasonably low distortion figures are ob- 
tained without employing differential circuit topology. The filter uses regular 
single-ended operational amplifiers and the design process is straightforward. It 
can provide an economic alternative to the balanced arrangements previously ad- 
vocated [20]-4[25] for use in fully integrated continuous-time MOSFET-C filters. 
3.1.3.2 SPQR-Based Sallen-Key Lowpass Filter 
Realisation of a 4th order Sallen-Key lowpass filter based on the the SPQR-I 
structure was described in Section 2.6.2. Simulation results for the proposed filter 
structure in Fig. 2.24 are now presented. As in the previous simulation example, 
the models and supplies were assumed to be identical. The aspect ratios for each 
of the LSBs and resistive transistor were 5µm/50µm, whilst those for the M1- 
M4, M5-M6 combination in the driving buffer (Fig. 2.23) were 135µm/3µm and 
675jtm/3µm, respectively. The bias current IB was set to 1/5 and equal to 17µA 
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in the driving buffer. 
Unlike the conventional operational-amplifier-based buffer in which the output 
impedance is reduced by negative feedback, the finite output impedance of the 
buffer as shown in Fig. 2.23 would impose a limit on the stopband attenuation. 
In order to minimise this drawback, extra capacitors of 5pF wve, added to the 
output nodes of the individual driving buffer. Fig. 3.25 compares the simulated 
filter response with the ideal case at nominal 37KHz 3dB cut-off frequency. It 
is important to note that the filter response remains unchanged following this 
modification. Control tuning of the frequency response to cut-off frequencies of 
25KHz and 50KHz is also illustrated in Fig. 3.26 and demonstrates the tunability 
of the resistor. It can be seen that a worst-case minimum stopband attenuation 
of 75dß should be achievable over a tuning ratio of 2: 1. The individual THD at 
one-third of cut-off frequency is plotted in Fig. 3.27, indicating that the maximum 
stays below 1% distortion for input signal swing up to 5Vpp. This result is even 
better than the figure obtained in the GVCR case because, at an input frequency 
of one-third of the cut-off frequency, the nodal potentials va and vb as indicated 
in Fig. 2.20 are not actually at ground. The distortion is reduced due to the 
relatively smaller vd3 drop across each resistive transistor network and enhances 
the input signal capability. However, at higher cut-off frequencies where a high 
gate bias is required, higher input signal will push the current-source transistor 
in the LSB out of saturation and produces a sharp increase in distortion. 
The application of the proposed SPQR-I to the design of a fourth-order But- 
terworth lowpass filter shows that good results can be obtained using identical 
floating resistors together with capacitors and simple buffers. The results com- 
pare favourably with those reported in [20] and 
[30]. As noted, the use of a buffer 
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in place of operational amplifiers does, however, require additional capacitors in 
order to compensate for the higher output impedance and ensure adequate stop- 
band attenuation. 
3.2 Experimental Results 
3.2.1 Layout Techniques 
Based on the simulation studies presented earlier, a group of unscaled-gate com- 
pensation resistors have been fabricated using the Plessey twin-well CMOS tech- 
nology with one µm minimum geometry (Appendix Q. A microphotograh of the 
CMOS resistors is given in Fig. 3.28. In all cases, the resistive transistor pairs 
are p-channel. The channel length and width of the PFR, SPR-III and SPQR-I 
were those in Section 3.1.1. In addition, the n-channel-based source followers are 
arranged physically close to the corresponding resistor network. The aspect ratio 
for transistors in the source followers are 40µm/10µm. The biases for the buffers 
were globally adjusted via a common control pin. The layout of the voltage- 
controlled resistors was implemented using Mentor Graphics CHIPGRAPH (a 
graphical layout editor) using Plessey Q rules. The estimated silicon area (includ- 
ing routing area) for the PFR, SPR-III and SPQR-I are 6.1 x 104µm2,2.8 x 104µm2 
and 7.2 x 104µm2, respectively. 
In laying out the unscaled-gate compensation resistors, several considerations 
were taken into account. Firstly, all the transistor pairs of individual resistorrwere 
placed close together and arranged with the same orientation so as to obtain a 
high degree of matching. Secondly, large transistor dimensions were employed 
in order to minimise second-order effects such as channel-length modulation and 
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geometrical mismatches. 
All the inputs/outputs of the complete chip were protected electrically by 
Plessey ESD (Electrostatic Discharge) cells. The cell was modified by stripping 
off the input resistance, leaving only a diode to bypass static electric charges. 
The influence of the normal-input protect resistor on the I-V characteristic 
measurement is therefore eliminated. However, a large capacitance is associated 
with the bonding-pad diode. All the measurements are therefore restricted to low 
frequencies. 
3.2.2 Unscaled-Gate Compensation Resistors and Filter 
Example 
Measurements were conducted for the representative circuits; PFR, SPR-III and 
SPQR-I. Since the maximum allowable supply voltage for the chip was 7V, an 
unbalanced supply of +2V/ - 5V was used. The experimental set-up for the mea- 
surement of total harmonic distortion is shown in Fig. 3.29. The total harmonic 
distortion was measured with a Hewlett-Packard distortion analyser HP339A. The 
DUT (Device Under Test) refers to the active resistor to be tested. This active 
resistor combined with a feedback passive resistor R (120KQ) and an operational 
amplifier (T L072) constitute an inverting amplifier. The amplifier distortion, as 
measured by replacing the DUT with a passive resistor, was below 80dB. This 
ensured that the measured THD is mainly that contributed by the MOS resistor. 
Fig. 3.30 presents the plots of THD against variation of resistance value for 
each resistor with the signal amplitude set to 0.5Vpp. It should be noted that the 
resistance is a function of gate bias established via the control bias of the source 
follower. The higher the gate bias, the lower is the resistance. The result shows the 
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improvement in THD achieved with low resistance value (implying a large control 
bias is applied for the circuits). With reference to the technological parameters in 
v+oHa4 e Appendix C, the mobility factor is 0.1. As low supply and large transistor dimen- A 
sions were employed in the design, the distortion due to the mobility degradation 
effect and geometrical mismatches could be expected to be small. It is also evident 
from Fig. 3.30 that the PFR and SPQR-I have similar distortion levels because 
the bulk modulation effects are virtually identical. The SPR-III, on the other 
hand, is more sensitive to the bias owing to the additional bias-dependent nonlin- 
earity. These experimental results show excellent correlation with the theoretical 
predictions and the simulation results of Fig. 3.4. 
The results for static I-V measurements performed on these circuits at a 
nominal 37KSZ resistance is depicted in Fig. 3.31. It may be seen that the bulk ef- 
fect produces asymmetrical I-V characteristics which is particularly pronounced 
at larger signal drives. As expected, good linearity requires that the input signal 
swing be restricted. Fig. 3.32 further compares the corresponding THD curve 
against input signal at the same nominal resistance value. The distortion com- 
ponents in all cases are below the -39dß level for input amplitudes lower than 
0.5V. The bias-dependent cubic nonlinearity increases rapidly with signal level. 
This experimental evidence confirms the predicted linearization. 
The tunability of the SPQR-I is examined in Fig. 3.33. These voltage transfer 
characteristics were obtained by measuring both the input and output voltage of 
the test circuit in Fig 3.29. With the feedback resistance R chosen to be 120KO, 
the settings for the oscilloscope were 0.2V/div in X mode and 2V/div in Y mode. 
Three curves for resistances of 25Kfl, 37Kf1 and 55.6KSZ were obtained by tuning 
the respective control voltages. 
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A second-order filter based on the SPQR-I structure and with the circuit 
schematic shown in Fig. 2.15 was constructed using external capacitors and op- 
erational amplifiers. The filter components were designed to give a Butterworth 
filter response by setting the quality factor Q to be 0.707. The operational am- 
plifiers were TL072 and the measured capacitors were C1 = C2 = 830pF. For 
a nominal resistance of 37Kf2 and Q control resistance tuned to 26.16K 1, the 
calculated and measured nominal 3dB frequency were 5.18KHz. Fig. 3.34 illus- 
trates the signal-handling capability of the filter with the input signal frequencies 
set at one-third of the cut-off frequencies. As indicated by the curves, the THD 
increases with the input signal amplitude and decreases with increasing cut-off 
frequency. The linearity of the filter closely follows that of the resistors up to a 
frequency limit of the amplifier. For a tuning ratio of 2.2, the worst-case maximum 
input swing for distortion below -36dB is 0.5Vpp. Although this figure could be 
expected to be higher for the dual gate-bulk counterpart, the effective linearity 
can be extended by means of input attenuation and post amplification at the cost 
of reducing the dynamic range of the filter [20], [22]. As the resistor is simple and 
the design process is straightforward, the additional circuitry does not cause too 
much silicon overhead or design burden. Based on these results, the SPQR, PFR 
and SPR should find useful application for analogue signal-processing tasks in the 
MHz range. 
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R= 185.2Kl PFR SPR-III SPQR-I 
THD(dB) at 0.5Vpp, no mismatch -35.09 -33.76 -35.19 
THD(dB) at 0.5Vpp, 2% mismatch -34.07 -32.74 -34.33 
Power Consumption (mW) 0.2 0.1 0.3 
Bandwidth (MHz) 1.35 20.14 4.21 
Table 3.1: Performance comparison of unscaled-gate compensation resistors with 
0=0.15V'1 at nominal resistance (185.2K11) 
R= 185.2K fl SPR-III SPQR-I 
THD(dB) at 0.5Vpp, no mismatch -34.47 -37.46 -39.49 
THD(dB) at 0.5Vpp, 2% mismatch -34.26 -37.02 -39.16 
Table 3.2: THD comparison of unscaled-gate compensation resistors with 0= 
0.4V-1 at nominal resistance (185.2KO) 
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Figure 3.4: THD of unscaled-gate compensation PFR, SPR-III and SPQR-I with 




















0.25 0.5 0.75 1 1.25 1.5 
Vpp 
Figure 3.6: THD of unscaled-gate compensation PFR, SPR-III and SPQR-I 
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Figure 3.7: THD of unscaled-gate compensation PFR, SPR-III and SPQR-I with 
different resistance values at O. 















Figure 3.8: THD of unscaled-gate compensation PFR, SPR-III and SPQR-I 
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Figure 3.9: Bandwidth of unscaled-gate compensation resistors at nominal resis- 
tance (185.2Kf ) 
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Figure 3.17: THD of dual gate-bulk and scaled-gate compensation resistors with 
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Figure 3.18: Static characteristics of dual gate-bulk and scaled-gate compensation 
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Figure 3.19: THD of dual gate-bulk and scaled-gate compensation resistors against 
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Figure 3.20: THD of dual gate-bulk and scaled-gate compensation resistor with 









1.0E+03 1.0E+04 1.0E+05 1.0E+06 1.0E+07 1.0E+08 
FREQUENCY (Hz) 
Figure 3.21: Bandwidth of dual gate-bulk and scaled-gate compensation resistors 
at nominal resistance (120KSi) 
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Figure 3.23: Comparison of simulated and ideal frequency characteristic at nom- 
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Figure 3.24: THIS with variation of input signal at different frequencies (1/3 of 
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Figure 3.25: Comparison of simulated and ideal frequency characteristic at nom- 
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Figure 3.27: THD with variation of input signal at different frequencies (1/3 of 
cut-off frequencies) for SPQR-based filter 
Figure 3.28: A microphotograh of unscaled-gate compensation CMOS resistors 
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Figure 3.30: Experimental THD comparison of PFR, SPR-III and SPQR-I with 
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Figure 3.31: Experimental comparison of static characteristics for PFR, SPR-III 
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Figure 3.32: Experimental THD comparion of PFR, SPR-III and SPQR-I against 











Figure 3.33: Experimental family static characteristics of the SPQR-I 
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Figure 3.34: Experimental plot of THD with variation of input signal at different 
frequencies (1/3 of cut-off frequencies) for second-order Sallen-Key lowpass based 






Filly Integrated MOS 
Transconductors 
Linearisation techniques and circuit configurations for saturation-mode transcon- 
ductors are discussed in this chapter. These transconductors are designated as 
long-tail pair (LTP) [54], compensated common-source pair (CCSP) [60]-x[62], 
cross-coupled pair (CCP) [65]-*[68], anti-phase common-source pair (ACSP) [63], [64] 
and offset-biased cross-coupled pair (OBCCP) [69], [70]. Attention is concentrated 
on analyses of the nonlinearity and operating range using the standard LTP as a 
benchmark. 
4.1 Long-Tail Differential Pair (LTP) 
The long-tail differential pair (LTP) is perhaps the most widely used two-transistor 
subcircuit in analogue monolithic design. The usefulness stems from its simplicity 
and versatility as basic building block. Thus, the LTP transconductor is not only 
attractive but also serve a useful benchmark role. Unfortunately, as has been 
shown, the nonlinearity generated by the constant-current operation limits the 
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signal-handling capability, and some form of linearisation is normally be required. 
Consider the matched differential pair with constant current-sink shown in 
Fig 4.1. In the following analysis, it will be assumed that the output current 
subtraction circuit (current mirror not shown in the figure) is ideal, and effects 
such as channel-length modulation, bulk modulation and velocity saturation, etc. 
are negligible. With the additional assumption that the devices operate in sat- 
uration, the adoption of a simple square-law model given by Eqn (E. 17) (which 
also assumes constant mobility) leads to simplified analytical expressions for the 
purpose of illustrating operating principles. 
The constant-current biasing can be represented by the equivalent voltage- 
source-based representation shown in Fig. 4.2. The dc source VQ models the 
quiescent bias of the differential pair, while the pair of ac voltage sources defines 
the complex signal f (v) appearing at node M consisting of the common-mode ac 
component vc = (vl + v2)/2 and a nonlinear generator v1z. The common-mode 
component results from the symmetry and source-follower-like structure of the 
differential pair, whereas the nonlinearity is required in order to account for the 
absence of even-order distortion terms in the drain currents. Expressions for VQ 
and v can be developed as follows. 
For the matched differential pair shown in Fig. 4.1, the voltage vM generated 
at the common-source node generally consists of a dc bias component VQ and an 
ac component f(v) to be determined. Hence, 
VM=VQ+f(V) (4.1) 
The drain currents for MAl and MA2 are 





where the gate overdrive 
VQ+VTO=- (4.4) 
defines the quiescent current I, VTo is the threshold voltage at zero source-to-bulk 
voltage and K= µC0 W/2L is the transconductance parameter. µ is the carrier 
mobility (assumed equal to µo), Cox is the capacitance per unit gate area, W is 
the channel width, and L is the channel length. 
The transfer characterisic is obtained as a special case of the SDP in Chapter 




where the ideal ac transconductance parameter G is defined as 
G=2 KI (4.6) 
and Vn = vl - V2 is the differential input voltage. 
Although the symmetry of the long-tailed pair normally ensures sufficient rejec- 
tion of even-order distortion terms, it can be seen from Eqn (4.5) that a dominant 
bias-dependent cubic term is generated. It follows from Eqn (4.5) that for a given 
transconductance, cubic distortion can be reduced either by increasing the bias 
current or reducing the aspect ratio (W/L). 
Subtracting Eqn (4.3) from (4.2) and equating to (4.5) yields 
fm = 
vl + v2 




which identifies f (v) as the sum of an ac common-mode signal and a nonlinear 
signal, which it may be noted, is a direct consequence of the constant current 
biasing. 
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Substituting Eqns (4.5) and (4.6) into (4.2), (4.3), gives 
I, =K( ýn+ 
IýVn)2 
(4.8) 2 4I 
and 





2K 41 (4.9) 
from which an upper and lower limit to the operating range can be found by 






as a result of the constant current operation, when the differential input signal 
exceeds the values defined above, the drain currents saturate at 21 and 0 as appro- 
priate. 
With the accurate square-law model of Eqn (E. 13), where mobility degradation 











(2+ OVb)(1 + OVb)4 4Vb 
Note that K0 and Vb are defined in Apendix A and K, respectively. 
It can be seen that the mobility degradation effect causes reduction of the linear 
transconductance Gl and has a pronounced effect on the relative magnitude of 
the nonlinear term G3. With increasing 9, the denominator increases much faster 
than the numerator in G3, consequently reducing the coefficent G3. The linear 
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term G1, on the other hand, does not change as rapidly as G3. The linearity of 
the LTP can therefore be enhanced by using processes with higher mobility 
factor. 
4.2 Compensated Common-Source Pair (CCSP) 
The limited signal swing of the LTP has generated a group of linearisation tech- 
niques for CMOS transconductors. Perhaps the best known V-I converter 
[60, [61] is shown in Fig. 4.3. The schematic diagram of the CCSP transconduc- 
tor has already been outlined in Fig. 1.13(b). Referring to Fig. 4.3, the lineari- 
sation process consists of generating a compensating tail current It as a func- 
tion of the differential-input voltage from auxiliary cross-coupled pairs formed by 
MB3-ºMB6, which is subsequently passed to the source-coupled pair MB1-MB2 
via a level-shifter transistor MB7. 
With Eqn (4.5) rewritten as 
lo = V K(4It - KV2 )ý (4.14) 
it can be seen that, in principle, the output current can be linearised by setting 
the tail current to 
2 
It =I+K4 in (4.15) 
in which case, 
I. = Gym (4.16) 
Other authors [62] implement a similar type of transconductor by means of 
a current-squarin ; circuit and a mirror-copy circuit to generate the tail current 
function. Unfortunately, the current-squaring circuit increases the transistor stack 
level, thus decreasing both the signal-handling capability and tunability. 
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It will be useful to examine the potential generated at the common source 
node under these conditions. Consider Fig. 4.3, and let VN be expressed as 
VN=VQ+g(v) (4.17) 
The currents flowing through transistors MB I and MB2 are 
Il = K[v1 - VQ - g(v) - VTO]2 (4.18) 
and 
I2 = K[v2 - VQ - 9(v) - VTO]2 (4.19) 
which with Eqns (4.14) and (4.15) yield 
9(v) = 
vl + V2 (4.20) 
2 
Alternatively, g(v) can also be identified by setting Il + I2 = It. Both approaches 
give the same result. Thus g(v) is a purely common-mode signal and results in 
each input transistor being driven in an antiphase mode by the difference signal 
vn/2. 







and is a factor of wider than that for the long-tailed pair due to the reduction 
of signal swing in the common-source node N. 
Consider the ac signals vX and vy for the the auxiliary differential pair em- 
ploying transistors of different aspect ratios. The aspect ratio for MB3 and MB6 
is related to MB4 and MB5 by a factor of n. Thus the current relationship is 
obtained as 
I3+I4-I4+ I5- (n + 1)1 (4.22) 
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The source node potentials can be solved as 
nvl + vZ (nvi + v2)2 
+ 
nvi + y2 
V VQ (4.23) vX --+ n+l2(n+1)2 2(n+1) V 
and 
nv2 + vi (nv2 + vl )2 nv2 2+ V2 VI -n+ VQ (4.24) +l+ 2(n+1)2 2(+1) 
where VQ is defined in Eqn (4.4). 
The amplitude of vX and vy depends on the choice of n. For n=1, the 
differential-pair transistors have identical aspect ratios. Under this condition, 
'vX = vy = VN. In order to compensate the LTP nonlinearity [60], n is required 
to be 2.155. 
The ideal transconductance predicted by these relationships is not achieved in 
practice since unavoidable second-order effects, amongst which mobility degrada- 
tion [62], [66] has a dominant role, results in some degree of nonlinearity. 
Using the mobility model in Eqn (E. 13), it has been shown in Appendix L 











In this case, mobility degradation reduces the transconductance as for the 
LTP, but the contribution to odd-order distortion is significantly different. Eqn 
(4.27) reveals that lowering mobility factor can improve linearity. This is, in sharp 
contrast with the LTP where the linearity is enhanced by increasing the mobility 
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degradation factor. In practice, the odd-order distortion in the CCSP could be 
expected to be smaller than that in the LTP. 
4.3 Cross-Coupled Pair (CCP) 
A cross-coupled linearisation technique has been proposed by Viswanathan [65]. 
The schematic diagram for this transconductor is given in Fig. 4.4. For the cross- 
coupled pair, the inputs vi and v2 are directly coupled to the respective gates and 
together with an appropriate dc offset VQ are buffered onto the opposite source 
terminals. This arrangement results in an antiphase drive to each device equal to 
the full differential input (vl - v2) with the sources offset by VQ volts relative to 
signal ground. 
The implementation shown in Fig. 4.5 employs two shunt-feedback buffers to 
establish cross coupling and dc biasing for the two-transistor cell MC1-MC2 and in 
principle offers an ideal linear vii conversion. Other authors have offered different 
circuit configurations such as the compound p-n complementary pair [66], [69] and 
current feedback voltage source [67], [68] to achieve the same linearisation effect. 
Assume that the quiescent. current I' flowing via the transistors MC1-MC2 
establishes a direct potential V6 at their source nodes as shown in Fig. 4.5. If the 
transistor pairs MC1-MC2 and MC3-MC4 are matched and have transconductance 
K', the drain currents are 
Il = K'[Vn - 
(Vq + VT0)]2 
and 
(4.28) 
Iz = K0[-Vin - (VQ + VTO)J2 
(4.29) 
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where VQ + VTO .-K, . 
Thus, the difference current output is 
Io=Ii-I2=4 K'I'Vn-G'V, (4.30) 
In order to provide a proper basis for identical transconductance comparison, K' 
and I' are selected to set G' = G, and V' = VQ which can only be satisfied when 
K'=K/2 and I'=1/2. 
From Eqns (4.25) and (4.26), the operating range becomes 
< Vin < (4.31) KK 
and can be seen to be times lower than that for the LTP. 
In this case, an analysis of the mobility effect on distortion gives (Appendix 
M) 
lo =I1-I2=G1V,, +G3/ (4.32) 
where 
Gl i 







from which it may be noted that the distortion coefficient G3 is four times larger 
than that for the CCSP. This result reveals that higher signal swing not only 
increases the extent to which the devices are driven into cut-off but also leads to 
an increase in mobility-dependent distortion. 
4.4 Anti-Phase Common-Source Pair (ACSP) 
As previously noted, the LTP nonlinearity is a result of the constant current 
drive. 
It has also been noted that the current-mode compensation in the 
CCSP structure 
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results in a purely differential drive to the input transistors. This can, however, be 
achieved directly [63] by replacing the current drive with a common-mode voltage 
source v, as depicted in Fig. 4.6 The implementation is shown in Fig. 4.7, and 
comprises an ac common-mode signal generator (47], a shunt-feedback buffer (65], 
together with a pair of common-source transistors MD 1-MD2. The generator is 
configured as two series-connected differential pairs MD3-MD4, MD5-MD6 with 
tail currents equal to 2It. The ac common-mode signal generated is coupled to 
the input pair via a source follower. The output of the source follower includes a 
quiescent drop VQ formed by conducting MD7 with a bias current I. The buffer 
current IB is chosen so as to ensure that MD1-MD2 operate in the desired input 
voltage range and has been set at 8ItµA. 
The linearisation scheme can be alternatively achieved [64] by means of an 
additional operational amplifier together with a common-mode signal generator 
incorporating passive resistors. However, this increases the complexity and more- 
over requires passive integrated resistors. 
Refer to Fig. 4.5, assuming the bias current I and trans conductance K are 
identical to that for the LTP and CCSP, the drain currents are 
Ii = K[ 
Vin 
-- (VQ + VTO)}2 (4.35) 2 
and 
12 = K(- 
V'- 
- (VQ + VTO)]2 (4.36) 2 
giving a difference output current Io = GVn,. The input signal range 
is again 
given by Eqn (4.21). With mobility taken into account, the output current 
is as 
given by the CCSP transconductor result of Eqns 
(4.25) to (4.27). 
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4.5 Offset-Biased Cross-Coupled Pair (OBCCP) 
It is typically the case that adjusting the quiescent drain current of devices in 
saturation-mode transconductors significantly reduces the signal handling capa- 
bility. With stacked structures [55], [56], [62], [66], [71 ->[73], the problem can be 
particularly pronounced. The major reason is that the operating range of the 
gate-overdrive bias is limited by the requirement that the constant-current sources 
remain in saturation and also by the cut-off behaviour of the transistor pair. Al- 
though the ACSP [63] and OBDP [74] transconductors address this problem by 
means of incorporating a shunt-feedback buffer and eliminating the current source 
respectively, the class-A buffer in the former case and the high gate-overdrive bias 
voltage establishing across the transistor pair in the latter case inevitably demand 
high power consumption. These drawbacks can be overcome in the case of the 
proposed offset-biased cross-coupled pair transconductor [70]. Since bipolar tun- 
ing gate voltages are employed, the range of gate-overdrive bias is extended and 
the tunability " of transconductor for given input signal amplitude is enhanced. 
In addition, the current feedback technique [671 for sourcing the respective drain 
current of the transistor pair is class-AB, the power consumption is lowered. This 
offset-biased tuning approach has also been recently exploited by other authors in 
a cross-coupled structure [69]. 
The general arrangement of the OBCCP transconductor is illustrated in Fig. 
4.8. It may be seen that this network differs in the way the controlled transistors 
MEl-ME2 are coupled to the input signals (v1, v2) and in the biasing arrangement 
by comparison with the CCP structure of Fig. 4.4. The inputs are preprocessed 
to form the weighted-sum functions as shown. This results in only half of the 
antiphase differential-input signal being applied to the respective controlled 
tran- 
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sistors. Linearisation is subsequently achieved by the subtraction of their drain 
currents. 
The transconductor can be implemented as shown in Fig. 4.9. It consists of a 
controlled pair ME1-ME2, two series-connected differential pairs ME3-ME4, ME5- 
ME6, and two p-channel buffers ME7-ME8, ME9-ME10 together with associated 
mirror pairs. The signals generated at the source nodes of the differential pairs 
are cross coupled by the buffers to the gates of the controlled pair. The resulting 
antiphase gate-to-source voltages produce drain currents 1 and 12 which are also 
drawn from the source nodes by means of a current feedback technique. The 
output current is obtained by subtracting these two currents. 
With reference to Fig. 4.9, assume that the controlled transistor pair has 
transconductance K whilst that for the transistors of the series-connected dif- 
ferential pair is Kt. Using Eqn (4.7), the weighted sums at the source nodes of 
the series-connected differential pairs are 
31 (4.37) v2 + vn Va =4 vl +4 
and 
13 (4.38) vb=4v1ý-4v2ý- vn 
where 
It K`Vn (4.39) vn- K(1- 1- 8It t 
and It is the quiescent level of the diffferential pair bias currents and also serves 




With v,, and v6 cross coupled to ME1 and ME2 as shown, the 
drain currents are 
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independent of v, ti and can be written as 
II =K [v,, - ZJb + VB - Vý - VT0 ]2 (4.41) 
and 
I2=K[vb-va+VB-VQ-VTO]2 (4.42) 
where VB is the dc bias of the p-channel buffers. The difference-current expression 
Io=I1-I2=2K(VB+ FTýI-t )(vl-v2) (4.43) 
is in principle, a purely linear function of the differential input and illustrates the 
dual tuning capability. The transconductance can be tuned by two parameters It 
and VB. In practice, It would be fixed in conjunction with the appropriate choice 
of the aspect ratio of the differential pairs so as to maximise the signal-handling 
capability. The second tuning parameter VB, can be dynamically modulated by 
adjusting the bias current through the buffers with an external control voltage 
V. The use of p-n complementary DC coupling provides a bipolar range for VB 





where (VB + K) is controlled by an appropriate combination of gate and source 
dc offsets chosen as as to maximise the tuning range. The allowable tuning voltage 
range (without imposing saturation constraints on the current sources) is usually 
greater than the as defined for previous transconductors. For a comparison, 
using identical transconductance, VB + 
r-KI- 
=K. The signal swings required 
to drive the LTP, CCSP, CCP, ACSP and OBCCP are in the ratio : 2: 1: 2: 2. 
Furthermore, since both junctions are driven in antiphase by V,, /2 rather than the 
full difference signal, the signal range over which the currents maintain a specified 
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linearity is significantly better than the structure in [69] (assuming identical supply 
voltages). 
Mobility modulation effects will inevitably result in finite distortion levels. 





(2+0 bý2KQCVb" (4.46) 
(1+OV6 ) 
and 
OK0 G3 = -- 4(1 + OVb')4 (4.47) 
The K0 and V6" are defined in Apendix A and N, respectively. For Vb" = V6, 
the OBCCP exhibits similar mobility degradation effect to that of the CCSP and 
ACSP for a given transconductance. 
4.6 Second-Order Effects 
Mobility degradation effect plays an important role in the linearity performance 
of transconductors. It suppresses the third-harmonic distortion in the LTP but is 
a fundamental cause of odd-order distortion in the CCSP, ACSP, CCP, OBCCP 
and other saturation-mode or non-saturation-mode transconductors. It also re- 
sults in a reduction of transconductance for all transconductors. In addition, other 
second-order effects may be considered, e. g. channel-length modulation, body ef- 
fect, velocity saturation and device mismatching. In this study, the channel length 
of the input devices have been chosen to be greater than 10µm, and channel-length 
modulation can therefore be neglected. The body effect it may be noted, can 
be 
suppressed by tying the body terminal of the transistor to the source terminal. 
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Velocity saturation, associated with the influence of lateral field on mobility has 
a pronounced effect when the channel length is short and is modelled by the term 
a as defined in Eqn (E. 12). One can therefore predict the influence of velocity- 
saturation effect on linearity by replacing the gate-field-dependent mobility factor 
0 with (0 + a) in all previous current expressions. In practice, for long-channel 
devices, 9 is much greater than a. The inclusion of 0 would normally be suffi- 
cient to predict the linearity of a transconductor based on a long-channel device. 
Although the symmetrical structures of converters suppress even-order nonlinear- 
ities, device mismatching does give rise to additional even-order distortion. Of 
course, the mismatching is related to circuit configuration and complexity. It can, 
however, be minimised through careful layout and employing transistors of large 
dimension at the cost of reducing high-frequency performance. 
4.7 Transconductor-C Filter Example 
Although the majority of active MOSFET-C filters are based around the voltage- 
controlled voltage source (operational amplifier), it has become increasingly ap- 
parent [21]-. [23], [30] that such filters are limited by the complexity and finite 
gain-bandwidth of operational amplifiers. Operational transconductance ampli- 
fiers (OTAs), on the other hand, have significantly higher bandwidths than op- 
erational amplifiers. They also generally provide simpler circuitry for monolithic 
integration and allow for electronic tuning by changing bias currents. The follow- 
ing illustrative example shows how transconductance elements can be applied to 
the transconductor-C or OTA-C filter. 
Fig. 4.10 presents a lowpass filter structure [41] using the ACSP transconduc- 
tance elements. Assuming the transconductors have identical gain g, the transfer 
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S2 + ýS + 9m 
(4.48) 
C2 Cl C2 









It can be seen that the frequency can be controlled by tuning the transcon- 
ductance gains simultaneously. Since the Q factor is defined by the ratio of the 
capacitance values, it is independent of the frequency tuning in this example. Set- 
ting Q=0.86, g,, = 20µA/V', Cl = 925.3pF and C2 = 684.4pF, the filter output 
would exhibit 0.5dB passband ripple and a 4.7KHz 3dB cut-off frequency. The 
simulation results are to be presented in Chapter 5. 
This simple example of a second-order transconductance-C filter configuration 
uses only three OTAs and two capacitors. Due to simplicity and electronically 
controlled tuning feature, OTAs are likely to play an increasingly important role 






Figure 4.1: The differential-pair transconductor with constant-current biasing 
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Figure 4.10: Second-order transconductor-C lowpass filter 
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Chapter 5 
Performance Comparison of 
MOS Transconductor Circuits 
5.1 Simulation Results 
5.1.1 Linearisation of LTP 
It has been shown in Chapter 4 that linearisation of the LTP can be economically 
d 
achieved by means of employing process with high mobility factor, at the expense 
of reduced transconductance. In addition, the relationship between the third- 
harmonic distortion and effective transconductance with the mobility factor has 
been discussed. The objective of this section is to investigate how large a mobility 
factor is needed to linearise the LTP and to compare results from a series of SPICE 
simulations with the theoretical predictions. 
With reference to the schematic diagram of Fig. 4.1 and the Eqns (K. 3), (K. 14) 
and (K. 15), they are given as 






L2+ 0 vb ) Cl 





l+(l+OVb)2 ifoc G3 __ (5) (2+OVb)(1+0V6)44Vb .3 
The influence of 0 on Vb, G1 and G3 (normalised with respect to their 0=0 values) 
is plotted in Fig. 5.1 for I= 25µA/V2 and Koc = 8.53µA/V2. The value of the 
zero-gate-field transconductance parameters K0 , which is defined in Appendix A, 
is obtained by assuming the transistor pair has an aspect ratio of 10µm/30µm 
and the process parameters defined in Appendix B. It is particularly noteworthy 
that over the range 0<0<0.25, Vb increases by around 26%, whereas the linear 
transconductance falls by 35%. The G3 coefficient, on the other hand, reduces 
by a factor of 6! Thus, the third-haramonic distortion coefficient changes more 
rapidly than the linear transconductance coefficient. 
A series of SPICE simulations using Level-3 device models have been made 
and the validity of the equivalent voltage source model adopted in the analysis 
has been established. Simulation predictions for the transconductance coefficient 
Gl are shown superimposed on the computed result in Fig. 5.1 and demonstrate 
a remarkable concurrence. 
In the estimation of the third-harmonic distortion, the new equation (K. 18) 
and the standard equation (K. 17) are used to compare the accuracy. They are 
given as 
b p]x 100% (5.4) HD3 =1+ 
(1+GV [U2 




Vp x 100% 321 
(5.5) 
The variation of third-harmonic distortion as a function of the quiescent 
drain 
current is illustrated in Fig. 5.2. This shows the estimates given 
by SPICE together 
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with those from Eqns (5.4) and (5.5) for three values of the mobility degradation 
factor. Although Eqn (5.5) indicates a reduction of distortion with increasing bias 
current, the constant-mobility assumption produces results which are significantly 
pessimistic and therefore unreliable for design purposes. In contrast, however, the 
distortion estimates from Eqn (5.4) are reliable provided that the differential-pair 
elements are not driven into cutoff and the current mirror/sink devices remain in 
saturation. 
It can be noted that at higher bias-current levels the computed distortion 
results are marginally pessimistic. This discrepancy is largely due to the exclusion 
of the velocity-saturation effect and channel-length modulation from the analysis. 
However, as Fig. 5.2 suggests, these effects are small, and Eqn (5.4) should prove 
sufficiently accurate for long-channel devices. 
The observation that distortion reduces as mobility degradation increases is at 
variance with the behaviour of some other linearised saturation-mode transconduc- 
tors [55]-*[56], [59]-4[74] for which distortion increases with the mobility reduction 
factor. This raises the interesting question as to whether differential-pair-based 
transconductors can be designed with acceptable distortion without resorting to 
linearisation. The simulation studies have shown that linearity can be improved 
some 10dB or more by employing processes with higher 0 levels together with an 
appropriate choice of bias current and aspect ratios. 
Although mobility factor is a technology-dependent constant and cannot 
be 
modified by the circuit designer, where several process options are available, 
the 
simplicity and low power consumption of the differential pair could make 
it an 
attractive candidate for a silicon-efficient transconductor 
design. 
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5.1.2 Linearised Transconductors 
The operating principles of the various transconductors have been described in 
Chapter 4. In this section, the signal-distortion levels of the different circuits 
are compared in the presence of second-order effects such as mobility degradation 
and geometrical mismatches. The problems of tuning are examined and the major 
factors which affect the tuning characteristic of the transconductors are identified. 
The power consumption for each case is also compared. 
All the transconductor outputs (except the OBCCP which has a different archi- 
tecture) are connected to identical differential- to-single-ended current converters 
(employing the double-cascode mirror arrangement [61]) as illustrated in Fig. 5.3. 
The comparison is made on the basis that for all structures, the transconductances 
are equal, the power supplies are common, and the transistors are sufficiently long 
to exclude channel-length modulation effect. 
Table 5.1 shows the device aspect ratios employed for the transconductors in 
Fig. 4.1,4.5,4.7 and Fig. 4.9. The aspect ratios for the cascode mirror transistors 
(not shown in Fig. 4.1,4.3,4.5 and 4.7) are 140µm/10µm. The device models used 
are those specified in Appendix B. 
Fig. 5.4-+5.8 show the family of static characteristics obtained for each of the 
five transconductors at appropriate control voltage levels. It can be observed that 
all offer different degrees of tuning capability. The tuning characteristic can be 
assessed by plotting distortion against the variation of transconductance for a 
given input signal level. This relationship is fully illustrated in both Fig. 5.9 and 
Fig. 5.10. The tunability of each transconductor and the trend of the THD curves 
will be deferred for later discussion. 
In order to provide an assessment of the relative linearity 
for the grcup of 
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transconductors, their simulated transfer characteristics (for a nominal transcon- 
ductance of 26µA/V) are shown collectively in Fig. 5.11. It can be seen that 
although the CCSP has the largest linear range for positive excursions, nonlinear- 
ity occurs for relatively small negative swings. By contrast, the wide linear range 
for both the ACSP and OBCCP extends to both quadrants. 
The variation of THD as a function of different input voltages is shown in Fig. 
5.12. It can be observed that, for low signal levels, the THD for CCSP, ACSP 
and OBCCP are similar as predicted by the mobility degradation analysis of Ap- 
pendices L and N. However, for larger signals, the CCSP-controlled transistors 
are driven into the ohmic region of operation, resulting in a sharp departure from 
linearity. The signal-handling capabilities of the ACSP and OBCCP are not sim- 
ilarly degraded and linearity is maintained over a wide range of input voltage. 
The principal reasons will be discussed later. In the case of the CCP, the effect 
of a high mobility degradation results in a generally inferior performance. Since 
the mobility degradation factor employed is up to 0.15, it produces a distortion 
performance similar to that of the LTP. For some quiescent bias conditions (see 
Fig. 5.9-5.10) the LTP even offers lower distortion level than the CCP. Thus, as 
previously noted, a pronounced mobility degradation effect has the advantage of 
lowering nonlinearity in the LTP but increasing the nonlinearity in other transcon- 
ductors. It is clear that low distortion levels are critically dependent on the extent 
of mobility degradation effect. In order to confirm the SPICE simulation results, a 
comparison has been made with the results predicted by the analytical expressions 
(see Appendices K to N) as shown in Fig. 5.13. The simulated curves demonstrate 
a remarkable agreement with the theoretical results. 
Although mobility effects in the CCSP are the same for both the ACSP and 
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OBCCP, this may not be valid under all conditions of operation. Discrepancies 
occur in the THD curves for the CCSP shown in Fig. 5.9 and Fig. 5.10. In order 
to explain the phenomenon, the circuit (Fig. 4.3) of the CCSP is examined, As the 
circuit is simulated by assuming vi = T4, and v2 = 0, the first-order approximation 
shows that vX > vN > vY using the Eqns (4.17), (4.23) and (4.24) for n=2.155 
[60]. As a consequence, the transistor MB4 tends to cut off earlier than MB2 due 
to a larger signal swing in the source node of the auxiliary differential pair MB3- 
MB4. Thus, the signal VN is no longer a common-mode signal, and transistor MB4 
is driven into the cut-off region. However, some degree of current compensation 
still occurs due to the auxiliary differential pair MB5-MB6. This explains why 
some portion of the CCSP distortion curve is less sensitive to bias current. 
In addition to the mobility degradation effect, other second-order effects can 
be of significance. Since the length of the input devices was chosen to be greater 
than 10µm and the body terminals were tied to the respective source terminals, 
the effects of channel-length modulation and body effect have been minimised. 
Mismatch remains one of the important factors affecting the overall distortion of 
the transconductors. 
The. variation of THD with transconductance is plotted in Fig. 5.14 and Fig. 
5.15 for ±2% worst-case mismatching in each transconductor. Table 5.2 sum- 
marises the relative figures. It can be observed that the LTP offers the lowest level 
of mismatch sensitivity because even-order harmonic distortion are only generated 
from mismatch in the differential- pair transistors. Mismatch in the mirror pairs 
does not contribute to even-order distortion, but only produces a dc offset. How- 
ever, other transconductors rely on precise current-mirror pairs to subtract the 
even-order components. As the number of mirror pairs increases, the sensitivity is 
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increased. Since more mirror transistors are employed in the OBCCP structure, 
it therefore suffers the highest sensitivity figure. Although the CCP has a greater 
dependence on the mobility degradation effect by comparison with the ACSP and 
CCSP, it is however rather insensitve to mismatch. This is largely due to the 
insensitivity of the shunt-feedback buffers (see Fig. 4.5). The ACSP and CCSP, 
on the other hand, exhibit similar sensitivity as a result of a comparable number 
of components. As can be inferred from Fig. 5.9 and 5.10 as well as Fig. 5.14 
and Fig. 5.15, mismatch in the CCSP raises the distortion levels which mask the 
minute distortion details under low bias conditions. Thus, the ACSP has better 
linearity performance than the CCSP under mismatch situation. 
With reference to Table 5.2, the distortion caused by the mobility degradation 
effect is not as significant as the mismatch effect in the ACSP, CCSP and OBCCP. 
at low signal level (1V, ). This is based on the observation of the difference in 
THD figures between mismatch and no-mismatch. However, The LTP produces 
better distortion performance than the CCP, CCSP and OBCCP due to its insen- 
sitivity to mismatch. Under larger signal drives (2.5Vp , ), the cubic nonlinearity 
of the LTP increases more rapidly than the mobility-related distortion products 
of the ACSP. The linearity of the CCP, on the other hand, is degraded by the 
strong mobility effect. Even though the CCSP has similar mobility degradation 
level and mismatch sensitivity in comparison with the ACSP, it performs less well 
than the ACSP because of the saturation constraint of the current-sink devices. 
The distortion of the OBCCP, on the other hand, is degraded significantly by the 
mismatch effect, causing higher distortion level compared with other transcon- 
ductors. The gives ACSP the best distortion performance amongst this group of 
transconductors. 
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Apart from the linearity problems due to second-order effects, a major prob- 
lem in transconductor design is to guarantee reasonable signal-handling capabil- 
ity when the transconductance is tuned by an on-chip automatic system. There 
are several factors limiting the tunability of a transconductor; they are the con- 
straint that the current source/sink must remain in saturation, the architecture, 
supply voltages and signal level. For saturation-mode convertors, the maximum 
value of input signal is governed by the constraint that all the transistors must 
operate in their saturation region. Transconductors with stacked structures [55]- 
[56], [62], [66], [71]-[73] typically exhibit poor tunability. Although the saturation 
requirement can be relaxed by an increasing supply voltages and/or decreasing 
input signal levels, this is not a cost-effective solution for applications requiring 
low-supply operation and large signal-handling capability. 
With reference to the tuning-range figure in Table 5.2, the ACSP offers a su- 
perior tuning performance in comparison with the LTP, CCP and CCSP. This is 
mainly because the cubic nonlinearity in the LTP is degraded significantly with 
changes in bias and the increase of signal levels. Since the sourcing/sinking current 
in the ACSP is stabilised via negative feedback in the buffer, it can accommodate 
a higher common-mode signal swing than that in the CCSP. In the case of the 
ACSP transconductor, despite the higher mismatch sensitivity, it has a lower mo- 
bility degradation and offers an extended signal-handling capability. This can be 
explained by examining the operation of the respective buffer. As the summing 
currents Il + 12 are combined into the output node of the buffer in the ACSP, they 
tend to cancel each other because Il is in anti-phase with 12. This leads to very 
small voltage swings at the drain of. transistor MD17 even under large signal 
drives. 
However, no partial cancellation occurs in the CCP as currents Il and I2 flow into 
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the corresponding buffers. Under these circumstances, transistors MC7 and TC8 
cannot be maintained in saturation for large input signals. The insensitivity of 
the ACSP to these problems is largely reponsible for its superior performance. 
In comparison with the OBCCP, the ACSP has a narrower tuning range but it 
maintains a better distortion performance. The superior tuning performance of 
the OBCCP arises from the fact that the bias voltage of differential-pair transis- 
tors is shifted far beyond the saturation limit of the current-controlled transistors. 
However, the architecture is subject to a higher distortion figure due to its sensi- 
tivity to mismatch. Thus, the level of distortion degradation with tuning depends 
on a combination of non-ideal effects. 
It is also important to note that a performance limitation occurs with both the 
ACSP and OBCCP due to cut-off in the AC common-mode generator differential 
pairs. Since the DC bias voltage is fixed, they can support a large input signal 
1 in the differential pair before cut-off occurs. Optimisation of the factor 
F 
may be neccessary so as to achieve maximum signal handling capability, and a 
consequential improvement in tunability. 
The simplicity of the LTP gives the lowest power comsumption. The CCP, 
on the other hand, offers a reasonably low power consumption based on its high 
transconductance efficiency. As expected, both the ACSP and CCSP incur a 
higher power consumption due to their complexity. However, it is interesting to 
note that the power dissipation of the OBCCP is lower than those of the ACSP 
and CCSP despite its higher complexity. The principal reason lies in the Class-AB 
operation of the current-loop voltage sources. This is in sharp contrast with the 
ACSP which relies on a Class-A shunt-feedback buffer to achieve coupling as well 
as sourcing/sinking currents. Although the ACSP shunt-feedback 
buffer can be 
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replaced by a simple source follower plus current-loop voltage source, the price 
paid for the reduction in power consumption is an increase in mismatch sensitivity 
and silicon area as more mirror transistors are required in the design. 
It may be concluded that not only are the distortion and tuning performance 
of a linearised transconductor dependent on the mobility degradation and mis- 
matching, but the saturation constraint in current-controlled devices is also an 
important factor lowering the linearity and tunability. For large-signal tunable 
applications, the ACSP and OBCCP are the appropriate choices in view of their 
superior tuning capability and low distortion levels. However, the application of 
complex linearisation techniques to transconductor design does demand higher 
power consumption and silicon area. For low-signal applications, a simple lin- 
earised LTP which can exploit a strong mobility effect for effective source degen- 
eration may prove attractive, particularly in terms of silicon efficiency, sensitivity 
to second-order effects and power consumption. 
5.1.3 MOS Transconductor-C Filter Example 
Simulation results are now presented for an ACSP-based transconductor-C fil- 
ter having a Chebyshev lowpass function with 0.5dB passband ripple. The per- 
formance assessment deals with tunability, distortion levels and signal-handling 
capability. 
The fundamental components for the synthesis of a transconductor filter have 
been illustrated in the circuit diagram of Fig. 4.10. It may be recalled that the 
capacitor values together with the aspect ratio for the ACSP transistors are given 
in Section 4.7 and Table 5.1, respectively. The models adopted correspond to the 
Plessey 2µm process detailed in Appendix B and the supply voltages were set at 
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±5V. 
As shown in Fig. 5.16, the 3dB cut-off frequency of the filter was varied from 
2.66KHz to 6.82KHz; a tuning ratio of 2.6. It can be seen that the stopband 
attenuation is better than 75dß over the indicated tuning range. In Fig. 5.17, 
the simulated cut-off frequency is compared with the ideal case at 4.7KHz. It 
conforms excellently with the theoretical expectation up to 100KHz. The THD 
curves based on the input frequencies being one-third of the cut-off frequencies 
are depicted in Fig. 5.18. These curves indicate that THD depends on the cut- 
off frequency which in turn is controlled by the bias. In general, higher bias 
levels lower the THD. These results also reveal that a worst-case 3Vpp signal was 
supported over a tuning ratio of 2.6. It may be noted that this ratio is larger than 
the value of 2.2 obtained for the GVCR based filter. This highlights the improved 
tunability performance of the ACSP structure. 
5.2 Experimental Results 
5.2.1 Layout Techniques 
The LTP and ACSP have been fabricated in the Plessey twin-well I pm CMOS 
technology. Fig. 5.19 shows the microphotograph of both trans conductors. Their 
transistor aspect ratios are given in Table 5.3. It should be noted that all the 
mirror pairs for the bias network and the output current converter are based on 
simple current mirrors with aspect ratios of 140µm/10µm. The estimated silicon 
area for the LTP and ACSP is 0.36 x 105µm2 and 1.16 x 105µm2, respectively. Since 
mismatch would have a significant effect on the linearity of the ACSP and other 
transconductors, attention has been placed on layout techniques. The layout 
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adopts traditional methods for the larger devices (with minimum l0Icm for channel 
length and width in this layout example) and places matched devices close to each 
other so as to improve matching. In addition, a common-centroid [2] technique 
was employed, in which devices to be matched were split into two sub-devices 
and connected in parallel around a central point so as to eliminate the effect 
of gradient in process parameter and temperature. These strategies were also 
applied to the match-sensitive devices: differential-pair transistors and mirror 
transistors. Finally, electrical protection of the transconductors was accomplished 
via the Plessey ESD cells described previously. 
5.2.2 LTP and ACSP Transconductors 
The distortion for both the LTP and ACSP transconductors was measured using 
±2.5V supplies with the experimental set-up in Fig. 5.20. As shown in the figure, 
the feedback passive resistor R(120KSZ) and operational amplifier (TL072) forms 
a current-to-voltage converter. The THD was measured by examining the output 
of the amplifier with an HP distortion analyser HP339A. Since the amplifier ex- 
hibits less than -80dB (with the vii converter replaced by a conventional passive 
resistor), the non-linearity was mainly due to the non-ideal transconductor. 
By fixing the magnitude of the input signal and tuning the control voltage of 
each transconductor, different distortion figures with respect to the correspond- 
ing transconductance values were obtained and shown in Fig. 5.20. At 0.5Vpp, 
the THD for the ACSP stays below -56dß. However, the LTP did not achieve 
comparable results, the major reason being that the mobility degradation factor 
in this case (Appendix C) is only 0.05. This low value not only reduces the odd- 
order mobility-related products of the ACSP but increases the cubic non-linearity 
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in the LTP. As the mobility distortion products tend to be small in the ACSP, 
the figures obtained are mainly contributed by the mismatch effect at low signal 
levels. However, experimental evidence shows that even under mismatch condi- 
tions associated with the errors in the fabrication process, the ACSP exhibits a 
significantly better THD performance than that of the LTP. 
Replacing the analyser with an oscilloscope, the voltage transfer characteristic 
can be obtained using the X-Y mode measurement. Fig. 5.22 illustrates the voltage 
transfer characteristic of the ACSP. The settings for the X and Y mode were 
0.2V/div and 2V/div. The resistance R was 120Kf2. The three curves which 
are corresponding to transconductance values of 41µA/V, 72µA/V and 100µA/V 
demonstrate the tunability of the proposed transconductor. 
I-V static measurements were conducted at the nominal transconductance 
of 72µA/V, and the results are depicted in Fig. 5.23. It can be seen that the LTP 
static characteristic exhibits a symmetrical saturation shape with respect to the 
polarity of input signal. The ACSP, on the other hand, displays a fairly straight 
line within ±1V range, demonstrating a high degree of linearity. Fig. 5.24 plots 
the distortion against input signal. For distortion below -40dB, the maximum 
input swing for the LTP and ACSP is 0.6Vpp and 2Vpp, respectively. Thus, the 
ACSP has higher signal-handling capability than the LTP. 
Having discussed the experimental performance of the LTP and ACSP, the an- 
alytical expression for the LTP HD3 is evaluated. Owing to the current-limiting 
behaviour of the LTP, the bias current (or tail current) can be extracted by ap- 
plying a large input signal such that one of the transistor in the differential pair 
is 
cut-off. Using the current value obtained together with process data in 
Appendix 
C and Eqn (K. 17), the predicted THD is plotted Fig. 5.25. 
It can be compared 
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with the experimental data with the estimation provided by the classical HD3 
expression of Eqn (K. 18). This prediction closely agrees with the experiment. It 
excludes the need for complex computation in solving the nonlinear equations in 
Ref (581. It also confirms that even-order distortion is small enough to be neglected 
and the THD is dominated by HD3. This conclusion is based on its insensitivity to 
the mismatch effect. However, mismatch is critical in the case of the ACSP, since 
any mismatch in the transistor pairs raises the distortion level. This has been 
predicted by the simulation results in Fig. 5.14 and Fig. 5.15. Thus, the HD3 
expression derived in Eqn (L. 14), which takes account of mobility degradation 
effect, is only valid when the mismatch has been minimised by careful attention 
to layout. 
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Device Aspect Ratio (µm)/(µm) 
MA1-MA2 10/30 
MA3 50/10 
MB 1-MB2, MB4-MB5, MB7 10/30 



















Table 5.1: Device aspect ratios for the simulated transconductors 
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G= 26µA/V LTP CCSP CCP ACSP OBCCP 
THD(dB) at 1Vpp, no mismatch -63.22 -71.70 -61.01 -73.15 -73.07 
THD(dB) at 1Vpp, 2% mismatch -62.05 -56.25 -53.35 -58.79 -50.00 
Increase of THD(dB) at 1Vpp, 2% 
mismatch 
1.17 15.45 7.66 14.36 23.07 
Tuning Range (µA/V) for THD < 1% 
at 1Vpp, 2% mismatch 
18 21 21 25 31 
THD(dB) at 2.5Vpp, no mismatch -46.84 -57.52 -44.75 -57.02 -57.08 
THD(dB) at 2.5Vpp, 2% mismatch -46.50 -47.43 -42.32 -49.34 -41.28 
Increase of THD(dB) at 2.5Vpp, 2% 
mismatch 
0.34 10.09 2.43 7.68 15.80 
Tuning Range (µA/V) for THD < 1% 
at 2.5Vpp, 2% mismatch 
7 11 4 16 20 
Power Consumption (mW) 1.48 6.19 3.23 5.69 4.17 
Table 5.2: Performance comparison of OTAs at nominal transconductance 
26µA/V 
163 
Device Aspect Ratio (µm)/(µm) 
MA1-MA2 20/10 
MA3 50/10 
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Figure 5.1: Variation of quiescent gate overdrive and transconduction coefficients 
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Figure 5.2: Third-harmonic distortion versus input bias current at 1KHz with a 
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Figure 5.13: Predicted third-harmonic distortion against bias current for LTP, 
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Figure 5.14: THD comparison of OTAs with variation of transconductance at 
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Figure 5.15: THD comparison of OTAs with variation of transconductance at 
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Figure 5.17: Comparsion of simulated and ideal frequency characteristic at nom- 










0.5 1 1.5 2 2.5 3 3.5 4 4.5 5 
Vpp 
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Figure 5.20: Experimental set-up for measuring the total harmonic distortion of 
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Figure 5.21: Experimental THD comparison of LTP and ACSP with variation of 
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Figure 5.25: Experimental Comparison of THD predicted by the standard equa- 




6.1 Discussion of Results 
Linearisation techniques for implementing monolithic active resistors and transcon- 
ductors have been described. A family of new non-saturation-mode and two novel 
saturation-mode transconductors have been presented. All the circuits are tunable 
and can accept either unbalanced or balanced input signals. 
The proposed resistor configurations of SPR-I, SPQR-I, SPQR-II, SPQR-III 
and GVCR are discussed and classified as unscaled-gate, dual gate-bulk and 
scaled-gate compensation types. It has been shown that the bulk effect domi- 
nates the distortion in the unscaled-gate compensation resistors. On the other 
hand, the mobility effect and mismatch are the major factors contributing to the 
nonlinearity in both dual gate-bulk compensation and scaled-gate compensation 
resistors. Experimental and simulation results correlate well with the theoretical 
analysis presented and it is concluded that the proposed resistors improve on the 
distortion performance of previously reported counterparts [3]--+[6], [8]--+[18]. 
Five representative transconductors have been discussed in detail. The simu- 
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lation results suggest that the mobility effect which suppresses the third-harmonic 
distortion of the LTP is a fundamental cause of odd-order distortion in the other 
transconductors: CCSP, CCP, ACSP and OBCCP. Geometrical mismatch effects 
on linearity are exceptionally small in the LTP but have a significant impact in 
most low-distortion circuits. It has been shown that in the presence of second- 
order effects, the proposed ACSP and OBCCP structures exhibit superior tun- 
ability whilst maintaining acceptably low distortion levels. 
Experimental results presented for both the ACSP and LTP transconductors 
in a CMOS process with a low mobility degradation factor, confirm the predicted 
distortion behaviour. The large improvement in linearity and- signal-handling ca- 
pability of the ACSP justifies the increase in silicon area and power consumption. 
The results also indicate that the low mobility factors typically found in an CMOS 
process would not sufficiently reduce distortion in the LTP unless some means of 
source degeneration is introduced. However, it is interesting to note that the 
third-harmonic distortion predicted for the LTP via a closed-form analytical ex- 
pression conforms remarkably well with the experimental results. This agreement 
allows a rapid computation of distortion in LTP and significantly improves on the 
accuracy that the standard estimate equation for third-harmonic distortion offers. 
The feasibility of the proposed resistors and transconductors in the application 
to continuous-time filters is demonstrated via illustrative examples. Apart from 
filtering, these circuits can have applications in other analogue signal-processing 
tasks such as oscillators, multipliers and nonlinear networks. 
Or) 1 
6.2 Recommendations of Future Work 
The use of Level-3 mobility models to quantify mobility degradation effect in 
saturation-mode devices provides sufficent accuracy for predicting the harmonic 
distortion. However, for linearised non-saturation-mode resistors where the bulk 
effect is reduced, Level-2 and Level-3 mobility models are generally inadequate. 
The major reason lies in the fact that for transistors operating in non-saturation, 
the conducting channel is tapered and the normal electric field no longer depends 
only on the gate and source terminal potential, but also the drain potential. Since 
Level-2 and Level-3 models disregard the drain potential, they do not adequate 
accurately predict mobility degradation. A model [97] which takes account of all 
terminal potentials would provide more accurate distortion estimate. Given the 
normal device symmetry, it is likely that good results could be achieved using the 
average of drain-to-source voltage term rather than the gate-source potential in 
the mobility expression. 
This view can be tested by a research program in which experimental results for 
devices compensated using the dual gate-bulk linearisation strategy are compared 
with simulation based on a mobility model using the average channel potential. 
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Appendix A 
List of Symbols 
The symbols together with the relevant equations shown in this appendix are 
used for hand analysis. The equations are based on SPICE Level-3 MOSFET 
model equations simplified by ignoring second-order factors such as short-channel 
effect, narrow-width effect, velocity saturation etc. . 
The reader may consult 
references [38], [40], [86), [87] for the detailed discussions. It should be noted that 







Figure A. 1: A NMOS Transistor with Terminal Voltages and 
Current 
196 
Symbol Unit Description 
k=1.38x 10-23 J/K Boltzmann's constant 
T= 300 K Default temperature 
q=1.6x 10-19 C Electronic charge 
Ot = kq V Thermal voltage at 300 K 
n; = 1.45 x 1010 cm-3 Intrinsic carrier concentration at 
300 K 
Eo = 8.854 x 10-12 F/m Permittivity of free space 
E,; = 1.04x10-10 F/m Permittivity of silicon 
fox = 3.45 x 10-11 F/m Permittivity of silicon dioxide 
v9, V Gate to source voltage 
Vd, V Drain to source voltage 
v, b V Source to bulk voltage 
Vdb V Drain to bulk voltage 
L M Drawn channel length 
W in Drawn channel width 
tox in Thin gate oxide thickness 
Cox =t F/m2 Gate oxide capacitance per unit 
area 
OB= 20tInN-$ V Surface potential; typical value is 
0.6V 
NSUB CM-3 Substrate doping; typical value is 
1X1015CM-3 
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Symbol Unit Description 
(2gcjcýuB) 4VI Bulk threshold parameter; typical 
value is 0.6 
A 
VFB 
VTO =VFB +OB +'j' %ITB 
V-1 Channel length modulation factor; 
typical value is 0.02(Level 1) 
V Flat band voltage 
V Zero bias threshold voltage; typical 
value is IV 
V= VTO + 'Y( OB + Vib -ý 
µo 
_ µoCozW Ký- 
2L 
V Threshold votage 
cm2/V s Zero field carrier mobility 
µA/V' Zero gate field 
transconductance parameter, typi- 
cal value is 251LA/V 2 
0 V-1 Mobility degradation factor; typical 
value is 0.1 






cm2/Vs Effective mobility 
µA/ V2 Effective transconductance 
parameter 
- Drain current correction term; typ- 
ical value is 0.2 
Koc 
K= Ký 1+9(v9, -v ) 
V. 
µA/V' Drain current corrected Ko term 
µA/V 2 Drain current corrected K term 
V Peak-to-Peak Voltage 
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Appendix B 
CMOS Parameters for Plessey 
2µm P-well Process 
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Parameter NMOS PMOS 
VTO, V 0.99 -0.8 
TOX, x 10-1°m 400 400 
NSUB, x 1015cm-3 7 4 
XJ, x 10-sm 0.18 0.21 
LD, x 10-6m 0.341 0.45 
UO, x crn2/V s 710 300 
VMAX, x 105m/s 1.5 3 
DELTA 0.3 0.75 
THETA, V-1 0.15 0.4 
ETA 0.15 0.15 
KAPPA 0.6 1.5 
TPG 1 -1 
GAMMA, V0.5 0.65 0.46 
NFS, x 1011 crn-2 2.4 1.68 
CGSO, x 10-10F/m 0.87 1.24 
CGDO, x 10-10F/m 0.87 1.24 
CGBO, x 10-11F/m 2.79 4.03 
PB, V 0.6 0.6 
CJ, x 10-4F/m2 1.78 1.83 
JS, x 10-8A/m2 8.2 3.46 
MJ 0.481 0.526 
CJSW, x 10-1°F/m 3.58 2.29 
MJSW 0.218 0.172 
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Appendix C 
CMOS Parameters for Plessey 
1µm Twin Well Process 
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Parameter NMOS PMOS 
VTO, V 0.84 -0.84 
TOX, x 10-'Om 200 200 
NSUB, X 1015CM-3 20 20 
XJ, x 10-6m 0.08 0.02 
LD, x 10-6m 0.056 0.045 
UO, x cm2/Vs 520 180 
VMAX, x 105m/s 7 100 
DELTA 0.52 0.35 
THETA, V-1 0.05 0.1 
ETA 0.05 0.001 
KAPPA 0.1 0.01 
TPG 1 -1 
GAMMA, V°. 5 - 0.53 
NFS, x 1011 ccm-2 0.16 0.15 
CGSO, x 10-10F/m 1.3 1.3 
CGDO, x 10-10F/m 1.3 1.3 
CGBO, x 10-11F/m 1 1 
PB7 V 0.87 0.5035 
CJ, x 10-4F/m2 2.5 2.5 
FC 0.5 0.5 
MJ 0.556 0.487 
CJSW, x 10-10F/m 4.1 4.1 






The objective of this appendix is to develop alternative expressions for the signal 
current in a single MOSFET. All the potentials are assumed to be referenced to 
ground. These expressions play a major role in the analysis of the non-saturation- 
mode linear resistor. 
The-non-saturation or linear-mode drain current for the single MOSFET shown 
in Fig. A. 1, is given [36]-x[38] by 




- 71(OB + Vd - Vb) 2- 
(OB +V- Vb) 
2]} 
3 
where the parameters are defined in Appendix A. Rearranging (D. 1) gives 
ý- 
lývd-v. 
) Id = 2K{(v9-VFB-OB) (Vd -v3 2 
ý]I (D. 2) 
-3Il[(OB+vd-vb)2 -(OB+v$-vb) 3 
203 
The binomial expansion of (1 + X)n is given by 
(1 + X)n + nx + 
n(n - 1)x2 + n(n - 
1)(n - 2) 
x 2! 3! 
3+... (D. 3) 
Consider the first 2 term in (D. 2), 
(OB 




h= ýB - vb (D. 5) 
Using Eqn (D. 3) to expand the Eqn (D. 4) gives 
h53 (1 +Vd )T 33= hT +3 ýVd +3 vd -1v; +3 
"5 + ... (D. 6) h2 8Vh- 16 02 64hz 
with vd « (cbB - Vb). Since the coefficients for the higher-order terms are pro- 
gressively smaller, the following approximation can be made: 
2+3 LAB - Vblvd OB + Vd - Vb) 
(OB - vb) 2 
+ý 
3 vd vd D. 7 8 OB - vb 16 (OB - vb) 2 
Similarly, 
+ v6ýv (OB + vs - vb) - 
(OB - Vb)2 2 
+3 vJ v (D. 8) $ ýB - vb 16 (OB - vb) 2 
. where v, 
« (OB - vb). By substituting (D. 7) and 
(D. 8) into (D. 2), the drain 
current can be approximated as 
Id = 2K[(v. - VFB - 
OB - 'f 
OB - vb)(vd - vs) 
- 
1. (1+ 7 )(v2-vs)+ 3(v3-vs)] 
(D. 9) 
2 2B - vb 24(ýB - vb)l 
or 
17 33 
Id = 2K((v9 - v*)(vd - vs) -2 (vd - v, 
) + 
24(OB - vb )32 




v* =VFB + OB + 1' V'fOB - vb 
and 
Oa vb 
The drain current (D. 1) can be rewritten as the form 
2 Id = 2K{(v9, - VFB - OB)Vds -1 2vds 




Let h= OB + v, b. By expanding the first 2 term in binomial expansion (D. 3), 
'B + Vsb + Vds) z l, e (OB + vsb)1 + 
3Vds 
OB + Vsb 
2 
Z3 
+3 vd, vds (D. 14) 8 OB + vsb 16 (OB + vsb) s 
where vd, << (OB + vsb) . 
Therefore, 
2332 
3'f[(OB + Vsb + Vds) 2- 
(OB + V, b) 11 ~ ^Yvds OB + vsb + 4--, 70-B +výb 
vd3 i (D. 15) 3 
24(O B+V, b) 
Substituting (D. 15) into (D. 13), the drain current is 
Id = 2K[(vgs - VFB - 
OB -7 






(1 +2 O-B + vsb) ds 24 ('B + vsb) I 
or 
v3 
Id = `ýK[(vgs -V 








m=1+ y OB + vs6 (D. 19) 
It should be noted that Eqn (D. 16) is equivalent to (D. 9). The following proof 
is shows that they are identical. 
Consider Eqn (D. 13), the binomial expansion of the square-root terms are 
If 0B + vab = 
VO 
B- vb + 
ýy' 
- 2 OB - vb 
ýyJ 
8(OB - vb) 
2+... (D. 20) 
vds 
2 rOB + vab 
vds 
2 OB - Vb 
1'vd2 22 , vs 37Vd, vä 
4(OB - vb) 2+ 16(OB - vb) z+... 
(D. 21) 
-yy3 
24 oB ý- v, b 
-yy3 
_ 24 ýe - 
-vb 
y3 




+' "(D. 22) 384(OB - Vb) 1 
(D. 20), (D. 21) and (D. 22) are valid only when v, « (OB - vb). By substitut- 
ing Eqns (D. 20), (D. 21) and (D. 22) back into the Eqn (D. 16) and ignoring the 






The Level-3 equations are based on a semi-empirical model. Several empirical 
parameters (parameters not obviously related to or motivated by the MOSFET 
device physics of the MOSFET) are introduced in the Level-3 model. This ap- 
pendix simplifies the Level-3 saturation-mode drain current equation to obtain 
manageable equations for the transistors operating in the saturation region. 
In the absence of short-channel and narrow-width effects, the saturation drain 








d ý1 +e(v9J_V)+µ'Udeatý L92L 
,. as 
where 
V= VFB+OB+7 OB+vab (E. 2) 
222 (E. 3) Vdsat = Vsat + vc - (VJat + vc 
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v9, -V vsat 1+8 (E. 4) 
VmaxL[l + 9(V 3- Vt)J 
vc 
µo (E. 5) 
OL xd2ep ýdýep 
2+ 
[( )2 + xd2KAPPA(vds - Vdsat)] (E. 6) 
_ 
vc(vc + vdJat) 
ep - (E. 7) vdsat L 
4 , 
/OB + vsb (E. 8) 
where the symbols are defined in the Appendix A. Assuming that vdsat .; vsat, 










F+. V. t JJ- 
ýE 
"9ý 1+ e(v9' Vt) + VmnxL L2L 
Using Eqn (E. 4), the drain current can be approximated as 
Id; Kos (v93_V)2(1+AL ) (E. 10) [1 + (e+a)(v9$ - V)l 
where 
Koc = 
µ°c°xw (E. 11) 
2L(1 + 6) 
and 
aU (E. 12) 
maxL 1+ 6) 
For the long channel transistor, the channel length modulation and the velocity 




(v9, -V)2 (E. 13) [1+e(v9s-V)] 
or 
Id = Kc(vgs -V t)' (E. 14) 
where 
K_ 
K0 (E. 15) 
1+O(v93-Vt) 
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2L (E. 16) 
and the drain current is 








Dual Gate-Bulk Compensation 





demonstrate4 that by applying a common-mode signal to the gate and 
bulk terminal of a single MOSFET transistor, the quadratic term due to bulk 
effect would be eliminated. Fig. F. 1 shows the schematic for this technique. The 
two expressions derived in Appendix D are used to show that they give the same 
result. It should be noted that the proof assumes constant mobility. The quadratic 
approximation to drain current (D. 9) is 
Id = 2K((Vy - 
VFB - OB - ýY 
ýB - Vb)(Vd - V$) 
- 
1(1 
+ )(v2 - vs)J 
(F. 1) 
22B- vb 
If the gate and bulk control voltages are defined by 
vd+v, (F. 2) 
Vg = Vc+ 2 
vd+vs (F. 3) 
v6 = VB + 2 
210 
vc 





Figure F. 1: Dual Gate-Bulk Compensation Single Transistor 
where Vc and VB are the gate and bulk dc bias control voltages respectively. 
Substituting (F. 2) and (F. 3) back into (F. 1) gives 
vci+va vd+va Id = 2K[(Vc+ 2 -VF'B-OB-1' OB -VB -2 )(vd-va) 
- 
1(1 
+7 )(vd - vD} 2 vý+v, 2 ýB - VB 2 
(F. 4) 
On expanding the square root terms and ignoring the contribution of the cubic 
term and higher-order terms, 
Id ,- 2K{[Vc -}- 
vd + vs 
_ VFB _ OB - VB + 
-f(vd + vJ) 1(vd - vs) 2 4-, /-OB - VB 
22 0B - VB 
which reduces to the ideal linear relationship 
Id= 2K(Vc - VT)vd, (F. 6) 
where 
VT=VFB +OB+7 /B-VB 
(F. 7) 
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Alternatively, using the drain current expression of Eqn (D. 16) and assuming 
the cubic term is zero, 
1 -f Id = 2K[(v9 - VFB - OB - ^f 
TB + vsb)Vds - -(1 +2 )vd, ](F. 8) ýa+v, 6 
Since 
VsbVs VbVB - 
2J (F. 9) 
Substituting (F. 2) and (F. 9) into (F. 8), the drain current is 
Vd + V3 vds Id = 2K[(Vc+ 2 -VFB-OB-7 OB-VB- 2 )Vds 
- 
1(1 
+1 )v2 ] (F. 10) 22 qa- va - EÄL 
di 
2 
Expanding the square root term and ignoring the third and higher order terms, 
the current is obtained as 
Id 2K { [VC + 
vd + va 





Simplifying (F. 11) gives a expression which is identical to (F. 6). It can be seen 
that the non-saturation drain current expressions (D. 9) and (D. 16) are consistent. 
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Appendix G 
Analysis of Parallel-Form 
Resistor Based on Simplified 
Level-2 Non-Saturation 
Drain-Current Equation 
The main purpose of this Appendix is to derive the current expression for the gate- 
bulk compensated parallel form resistor with mobility degradation effect taken 
into account. The equation will be based on the simplified Level-2 equation as 
described in the Appendix D. The basic structure of the parallel form resistor is 
shown in Fig. 2.9. It should be noted that the buffer is based on the LSB proposed 
by VanPeteghem and Rice as depicted in Fig. 2.8. Assume the bias current in the 
LSB is IBp and all the transistors are identical and matched. The upper current 
(Eqn (D. 16)) of the PFR is given by 
12 ývd' 
Il = 2K1 ý(v91s -V )vds -9 (1 +2 ýB + VJbl 
)vd' + 




K, n 1+ O(vgls 
- 
Vtl) (G. 2) 
Vgls = VC + 'Uds (Ci. 3) 
v, bl = -VB - vds (G. 4) 
_ 
FKPI 
V=+ VT (G. 5) 
V' - 
IBP 
K, + VTO (G. 6) P 
Kp K = °P IBP (G. 7) l+e K 
VT = VFB+OB+^f OB-VB (G. 8) 
V1= VFB + OB +Y ýB - VB - Vda (G. 9) 
where Kop is the transconductance parameter of the PFR at zero mobility effect 
and the remaining symbols have been defined in the Appendix A. 
Substituting (G. 2)-(G. 9) into (G. 1), 
vds + 
1(1 
+ SBP)vd3 - ep(1 + 6Bn) 
IBpvds 
(G. 10) 2Kp[ 
FKP 
2 KP 
s1 _1 ep(l + 8Bp)2v3J + 
7vd 3 








2V0 B+K+ VTO 
(G. 12) 
and the cross-product terms in 6-y are neglected in the analysis. Similarly, the 
lower branch current for the PFR is given by 





1+ O(v ) (G. 14) y2s - Vt2 
v923 = Vc (G. 15) 
3b2 = VB (G. 16) 
Vt2 = VT (G. 17) 





+ 6Bp)vd, + -"d 
3i 
(G. 18) 3 Kp 2 24(OB + /j+ V, z 
Therefore, summation of the two branch currents gives 





Iepvds (G. 19) 
Kp 2 Kp 
3 
ep(1 + £Bp)2vd3 + 
7I ds 





Analysis of Series-Pair Resistors 
Based on Simplified Level-2 
Non-Saturation Drain-Current 
Equation 
This Appendix provides the mobility analysis of the gate-bulk compensated series 
pair resistors using the simplified Level-2 drain current equation. The notation 
and configurations refer to Fig. 2.10 and the buffers are the VanPeteghem-Rice 
LSB shown in Fig. 2.8. The basic assumptions are that the LSB bias current 
in this group of resistors is IB, and the transistors have equal transconductance 
parameters. 
Refer to the basic structure of SPR-I (Fig. 2.10) and the buffer of Fig. 2.8, the 
current expressions (using Eqn (D. 16)) for transistors Ml and M2 are 




I,, = 2K, l(Vglm -V1 Vdm 
+-22 
O-B + vmbl 24(OB +) )mbl 
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1+ O(vglm Vtl) (H. 3) 
K2 = 
Ifos 
1+ e(vg2s - V2) 
(H. 4) 
Vglm = VC + ? Jdm (H. 5) 
V923 = Vc (H. 6) 
Vmbl = -VB - Vdm (H. 7) 




T (H. 9) 




1 +9 VKL 
VT = VFB+ B+Y OB-VB (H. 12) 
V1= VFB + OB + TY OB - VB - Vdm (H. 13) 
V2 = VT (H. 14) 
where K0, is the transconductance paramater of the SPR at zero-mobility effect 
and the other symbols have been defined in the Appendix A. The analysis of this 
group of resistors is complicated by the need to establish the mid-point voltages. 
Since the cubic terms are small by comparison with the quadratic terms, when 
these are neglected, the roots of the resulting quadratic equation can be solved 
after setting Ia1 = I. The mid-point voltage is obtained 
vd+vJ (1+81)(1-e, 
7; ) 







bBs (H. 17) 
2 ýe -I- -k. l + VTO 
By substituting Eqns (H. 3)-(H. 17) back into Eqn (H. 2), 
I; 1 =I, 1 K; [ 
IB, 
vd3 - 9s(1 + 5B, ) 
FK 
väs (H. 18) 
JKS 
4233+ 
es(l -i- SBs)2vds - 
(1 + SBs) vds 
+ 
vds I 
gg F-IKAL 96(0 B++ VTO) 
Consider the case of the SPR-II and SPR-III in Fig. 2.19. Since SPR-II is 
identical to SPR-III, only one analysis is required. The current flowing via M1 
and M2 in SPR-III is given as 





22 VO--B + Vnb 24 (OB + vnb) 2 
3 
Is3 = 2K2[(v9, - V2)vns - 
1(1 




2 2B + vsb 24(Oa + vsb) 22, 
with 
K, = 
K0, (H. 21) 
1+O(vgn-V1) 
K0, (H. 22) K2 -1+ O(vg, - V2) 
Vý (H. 23) vgn =c 
V98 = VC + vne 
(H. 24) 
Vnb = -VB 
(H. 25) 
(H. 26) 










3 (H. 29) 
VT = VFB +OB +^Y OB-Vg (H. 30) 
V1 = VT (H. 31) 
Vt2 = VFB + 0B +7 ýB - VB -7V n3 (H. 32) 
Using the similar approach as discussed above, the mid-point voltage is 
vd-l. v, 
(1+8Bs)(1-e, ) 
vn =2- Vd2 , 
(H. 33) 
8 F 
where 0, and 5B3 are defined in Eqns (H. 16) and (H. 17). By substituting (H. 21)- 
(H. 33) back into (H. 19), we gives the relationship that 1.3 = Ise I, 1. 
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Appendix I 
Analysis of Series-Parallel 
Resistors Based on Simplified 
Level-2 Non-Saturation 
Drain-Current Equation 
The aim of this Appendix is to describe the analysis of mobility degradation effect 
for a group of gate-bulk compensated series-parallel resistors (Fig. 2.11) using the 
VanPeteghem-Rice LSB (Fig. 2.8). The simplified Level-2 drain current equation 
is used. The bias current of the LSB is denoted to be IB, p. Since the upper 
branch 
current of SPQR-I is identical to the current (Eqn (H. 18)) in SPR-I, 












$K 96(ße +K+ VTO) 
ap 
1 
vd + v1 




n x; p) 2 
Vmi vds 







2 0B+ VK +VTo 
ap 
where Ko, p is the transconductance parameter for the matched transistors at zero 
mobility effect. The other symbols are described in the Appendix A. 
The lower branch currents (Eqn (D. 16)) in SPQR-I are 
3 
12 = 2K3[(Vg3m2 - 
Vt3)Vdm2 





Oa +vm2b3 24(OB + Vm2b3)2 
3 









(I. 8) 1+ O(Vg3m2 - V3) 
K4 = 
Kos 
(1.9) 1+ O(vg3s -V 4) 
Vg3m2 = VG + Vml - Vm2 (1.10) 
' (I. 11) vg3s = VC + Vml - Vs 














Jp =- uev p 1+8 K, 1p 
VT = VFB + OB 
VB (1.17) 
V3 = VFB+ OB+ 





l+ eý Ký ep 
esp 
=-e 
1+e K1- p 
nn 
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Vt4 = VFB + OB +7 ýB - UB - Vm1 + vs (I. 19) 
Following the assumption as discussed in Appendix G, the mid-point voltage is 
obtained as 
Um2 = 
Vd + Vs 
- 
(1 + SB, )(1 
- 
ep Kap ) 
2 8 Is, p 
K' ep 
2 
V ds (I. 20) 
where 9, p and öB,, are defined by Eqns (1.4) and (1.5). Substituting (1.2) and 
(I. 8) - (1.20) into (1.7), 
'IP 
12 = 12 ; zz KsP[ 
IB' 
vds -l9, (1 + 8B1P) 
IB, PVds (I. 21) KJP 4 IK 
33 
,+ vd_ - 
10JP(1 
+ ýBsP)2vds + 
(1 + bBsp)2vd 
48K 
96(OB +K+ VTO) 
z 
Therefore, the addition of two branch currents gives 




+ SBsp) B, PV2 (I. 22) 
K, 
P 
4 K, P 
3 yds 
- 168sp(1 
+ SBsP)2V3 ds + IBýp 31 96(OB +V 
Kip 
+ VTO)2 
Consider the SPQR-II and SPQR-III of Fig. 2.11, their mid-point voltages 
are common mode signals. Using the result of (G. 19), the current expression is 




Analytical Expressions of Dual 
Gate-Bulk Compensation 
Resistors Based on Simplified 
Level-3 Non-Saturation 
Drain-Current Equation 
This Appendix examines the mobility effect on the group of dual gate-bulk com- 
pensated resistors (PFR, SPR and SPQR) using simplified Level-3 non-saturation 
drain current expression [87]. The simplication ignores channel-length modula- 
tion, narrow-width effect and velocity saturation. The main reason for introducing 
these closed form expressions is because the Plessey models (Appendix 
B-C) sup- 
plied for the simulations are Level-3 based rather than Level-2. 
For comparison, 
the symbols adopted in this Appendix are based on Appendix 
G-I. The analysis 
approach is the same and is not repeated here. 
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Consider the simplified Level-3 non-saturation drain current in a MOSFET 
given [81] by 
Id =2K[(v9J-V)vd, - 
1(1+ 
)vds) 24 ýB + V3b (J. 1ý 
where 
V= VFB + OB + 'Y OB + v, b (J. 2) 
By comparison with the simplified Level-2 drain current Eqn (D. 16), it can be 
seen that the linear term is the same but the gamma-related quadratic term is 
reduced by a factor of two. This error in the model is accomodated by changing the 
empirical value in the modelling used to fit the experimental data. Furthermore, 
the cubic term is absent in this Level-3 expression. 
With reference to the PFR and LSB as shown in Fig. 2.9 and Fig. 2.8, respec- 












- OP(1+5BP)vde+ I1 3f 4 32(q5a +K+ VTO)2 
where the symbols are defined in the Appendix G. 
The current expression for the SPR-I of Fig. 2.10 is 






vdJ (J. 4) 
a4+ 
geJ(l 
+ Jas)(1 + 2) dJ SI &L W, ' 
where the symbols are defined in the Appendix H. Similar result 
is also obtained 
It for the SPR-II and SPR-III that 1.3 = Ise Is1 . should 
be noted the mid-point 
voltages expressions derived from this analysis are the same as 
those described in 
the Appendix H. 
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The current expression for the SPQR-I is 














-1 esp(1 + Sasp)(1 + 
38e, 
p)vds + 16 2 
7v 3 
128(dýB +K+ VT0)2 
where the symbols are defined in the Appendix I. 
Consider the case of the SPQR-II and SPQR-III, it can be shown that 
I, p2 = I, p3 . ^ý 2K'p{ 
FIB 
vdi + [8Bsp esn(1 + bBsp) 
IB; p]vdý (J. 6) 84K, 
p 
3 
-1 8JP(1 + 8BsP)vds + 
vds 
3 16 128(0B +K+ VTO)z 
The mid-point voltages are also the same as those described in the Appendix I. 
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Appendix K 
Analysis of the Long-Tail 
Differential Pair 
This objective of this Appendix is to derive an analytical expression for the cur- 
rent in the long tail differential pair (LTP) with mobility degradation effect taken 
into account. The fundamental equation is based on the simplified Level-3 satu- 
ration drain current expression (E. 13) including both mobility degradation and 
drain current correction factors but excluding the velocity saturation and channel- 
length modulation effects. Finally, a linear trans conductance expression and third 
harmonic distortion expression are presented. It should be noted that these new 
closed form expressions [54) provides better estimates than the standard equations 
[47], [60]. 
Consider the differential pair MA1-MA2 under steady state conditions as 
shown in both Fig. 4.1 and Fig. 4.2; the quiescent drain current for the tran- 
sistors can be expressed as 
I= 






1+S (K. 2) 
is the effective transconductance parameter and S= -y/4 of + vs6 is the drain 
current correction factor. The parameters as shown have been defined in the 
Appendix A. 
Eqn (K. 1) can be solved for the quiescient gate-to-source overdrive as 




(K. 3) 2K, Ko, 4Koc 
in which case, 
VQ = -VGS = -(Vb + VTO). 
(K. 4) 
To quantify the nonlinearity v, consider the drain currents under ac condi- 
tions; they are 
11 = 
K°° 
(vgs1 - VTO)2 (K. 5) 1+ 9(vgsl - VTO) 
12 = 
Iý°° 
(vg32 - VTO)2 (K. 6) 1+ 9(vgs2 - VTO) 
where 
V931 = Vi - vc - 
VQ -Vn = 
Vin 
+Vb - vn+VTO 
(K. 7) 
2 
v s2 = 'V2--Vc-VQ -Vn 








yl + v2 (K. 10) 
2 
Given 
I1-ý. I2=2I (K. 11) 
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an approximation to v,, can be obtained as 
P'*" (K. 12) vn ~ 4V6(1 +1 0Vb)(2 + OVb)v? 
+ higher order terms in v? 
Thus the constant sum nature of the drain currents is reflected in the gener- 
ation of a nonlinear potential v comprizing an infinite series of terms in v? of 
which we retain only the first. 
Subtracting (K. 6) from (K. 5) and solving for the signal current gives 
Io=Iý-I2=GýVn+G3Vn (K. 13) 
where 
Gl _ 
(2 + 9Vb) Ko, Vb (K. 14) 
(1 +OV6)G3 
--1+ 
(1 + 9V b)2 K0 (K. 15) 
(2+914(1+0V6)44V6 
The resulting harmonic distortion which can be defined' for the sinusoidal 
signal: vi = Vpsinwt as 
HD3 = 
11G31 p2 x 100% (K. 16) 4 G1 




VP J2 x 100% (K. 17) 
(2 + 9Vb)2 4Vb 
and reduces to the "standard" [36, [49] estimate 
HD3 = 
K° 
V2 x 100% (K. 18) 321 
on setting 0 and 6 to 0. 
'This definition ignores the relatively small contribution to the 
fundamental from the expan- 
sion of the cubic term. 
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Appendix L 
Analysis of the Anti-Phase 
Common-Source Pair 
This Appendix presents a mobility analysis for an anti-phase driven differential 
pair (ACSP). The notations refer to Fig. 4.6 and the basic assumptions are those 
given in Appendix K. Closed form expressions for the linear transconductance 
and third harmonic distortion are given. It should be noted the analytical expres- 
sions also apply equally well to the CCSP (because the common-mode signal is 
generated at the common source node, results in a similar antiphase drive to the 
transistor pair. ) 
With reference to Fig. 4.6, the quiescent drain current for the transistor pair 
MD1-MD2 can be expressed as 
I= 
Kos (VAS _ VTO)2 
(L. 1) 





is the effective transconductance parameter and 
S= -y/4-, /O +vsb is the drain 
current correction factor. Note that the parameters are 
defined in Appendix A. 
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Eqn (L. 1) can be solved for the quiescient gate-to-source overdrive as 




2 Ko, KoC 
( 
4Kocý (L. 3) 
in which case, 
VQ 
- VGS - -(Vb + VTO). (L. 4) 







- VTO)2 (L. 5) 
_ 
Kos 12 -1+ e(v912 - VTO) 
(v9s2 - VTO)2 (L. 6) 
where 
v931 = Vi -vc-VQ = 
Lin 
2+ 
Vb+VT0 (L. 7) 
Vg-92 = V2-Vc-VQ = -Vn +V6+VTO (L. 8) 2 
with 
Vin = vl - V2 (L. 9) 
and 
vl + vZ 
vc (L. 10) 2 
Subtracting (L. 6) from (L. 5) and gives the output signal current 
Io=Il -I2=G1Vri+G3 in (L. 11) 
where 
(2+9V6) 
K (L. 12) Gl 
(1 + 9V6)2 oýVb 
and 
G=- 
OK,,, (L. 13) G3 4(1 + 9V%)' 
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For the sinusoidal signal: v= = Vpsiriwt, the third-harmonic distortion is predicted 
as 
HD3 =0 p2 x 100% (L. 14) 16Vb(2+OV&)(1 +0Vb)2 
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Appendix M 
Analysis of the Cross-Coupled 
Pair 
This Appendix presents a mobility analysis for the cross-coupled pair (CCP). The 
notations refer to Fig. 4.4 and the basic assumptions are those given in Appendix 
K. Closed form expressions for the linear transconductance and third harmonic 
distortion are given. 
With reference to Fig. 4.4, the quiescent drain current for the transistor pair 
MC1-MC2 can be expressed as 
i 
I' . 






is the effective transconductance parameter and 8= -y/4 / -+v6 is the drain cur- 
rent correction factor. The drain current I' and zero gate field transconductance 
parameter Kö defined in'this Appendix is different with that of the attributes used 
in LTP, CCSP and ACSP. The remaining parameters are defined 
in Appendix A. 
232 
Eqn (M. 1) can be solved for the quiescient gate-to-source overdrive as 
ve =vGs - VTO 
er ++ 024K1/ 2Koý Iýoý 
c 
in which case, 
VQ = VGS = -(Vs + VTO) " (M. 4) 






- VTO)2 (M. 5) 
Kör I2 -1+ e(v9s2 - VTO) 
(Vgs2 - VTO)2 (M. 6) 
where 
vgsl = v1 - vc - VQ = in + Vb + VTO (M. 7) 2 
Vin 
(M. 8) vg32 =V 2 
with 
Vin = vl - V2 (M. 9) 
and 
v` 
VI + V2 (M. 10) 
2 
Subtracting (M. 6) from (M. 5) and gives the output signal current 
Io=I1-I2=G1Vn+G3Vn (M. 11) 
where 
(2 + eV) M. 12 Gl = (1 + 9V6')22Ko, 
Vb () 
and 
2OKö, (M. 13) G3=-(l+OVb)4 
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In order to compare with the LTP, CCSP and ACSP at the same transconductance 
and for the same bias conditions, the criteria can be fulfilled if I' = 1/2 and 
Kö = Ko/2. Thus Eqns (M. 12) and (M. 13) become 
Gl _ 
(2 + 9Vb) 






(M. 15) (1+0V6) 
For the sinusoidal signal: v; = Vpsinwt, the third-harmonic distortion is pre- 
dicted as 
HD3 =0 2VI x 100% 
(M. 16) 
4V6(2 + OVb)(1 + OVb) 
234 
Appendix N 
Analysis of the Offset-Biased 
Cross-Coupled Pair 
This Appendix presents the analysis for the offset-biased cross-coupled pair (OBCCP) 
including the mobility degradation effect. The symbols refer to Fig. 4.8 and Fig. 
4.9. The second-order effect assumptions are those given in Appendix K. Closed 
form expressions for the linear transconductance and third harmonic distortion 
are given. 
With reference to Fig. 4.8, it is assumed that the transistors ME1-ME2 have 
identical transconductance K0 to those in the LTP, CCSP and ACSP in Ap- 
pendix K-L. The transconductance and the tail currents in the series-connected 
differential pairs are defined as Kt and It respectively. Thus, the quiescent drain 
current for the transistor pair ME1-ME2 can be expressed as 
I= 
Ko, (VAS - VTO)2 (N. 1) 1+ O(VGS - VTO) 
where 
Ko (N. 2) Ko`= 
+ 
235 
is the effective transconductance parameter and 6= -y/4/ -+ vsb is the drain 
current correction factor. Note that the parameters are defined in Appendix A. 
The quiescient gate-to-source overdrive is given 
Vb"=VGS 
- VTO =VB - V/ - VTO (N. 3) 
in which case, 
I 
Vq = -ý Ißt + PTO) (N. 4) 
Consider the drain currents under ac conditions; the drain currents become 
Ii = 
Iýoc 
1+ 8(vgsl - 
VTO) 
(vgsl - VTO)2 (N. 5) 
Iz = 
ýýoc 
(vgJ2 - VTO)2 (N. 6) 1+e(vgs2-VTo) 
where 
Ki 
in ý'Vbý'VTO (N. 7) vgsl = va - vb+VB - 
Vý 
2 2 





Vin = v1 - vZ (N. 9) 
and 
31 
Va =4 Vi +4 v2 + vn (N. 10) 





Kam) (N. 12) 
vn (1 8it 





KocVýý (1 + 8V6'1)2 6 (N. 14) 
and 
G 0KKoc G3 4(1 + 9Ub')4 (: x. 15) 
For the sinusoidal signal: vi = Vpsinwt, the third-harmonic distortion is predicted 
as 
HD3 =e 16V6"(2 + 9Ve1)(1 + 9Ve, )2 
p2 X 100% (N. 16) 
237 
Appendix 0 






NOVEL VOLTAGE-CONTROLLED GROUNDED 
RESISTOR 
Indexing terms: Circuit theory and design, Resistors, MOS 
structures and devices, Filters 
The letter presents a new tunable grounded resistor in which 
a single MOS transistor, operating in the triode region, is 
linearised via feedback of the drain/source potentials to the 
gate terminal. Preliminary simulation results show that a biquadratic section realised using the proposed resistor 
would exhibit less than 0.4% total harmonic distortion 
(TUD) for input signals of I VPO, increasing to I% for 4 Vvo 
inputs. 
Introduction: The direct implementation of resistors in ana- 
logue MOS circuits is usually avoided because of accuracy 
limitations, low sheet resistance and poor utilisation of die 
area. By contrast, the operation of a MOS transistor in its 
triode region offers an economic and controllable resistance. 
However, the strong nonlinearity of the MOSFET prohibits 
the use of large signals, and several circuit techniques for 
improving linearity have been reviewed in the literature. " In 
Reference 2 linearisation is economically achieved by two 
parallel connected MOS transistors. In practice, however, this 
technique suffers from potentially serious drawbacks in that 
the gate voltages applied to the transistors are different, 
resulting in different degrees of mobility degradation and thus 
to errors in the cancellation of distortion components. 
In this letter the linearisation of a single device via terminal 
voltage feedback is described. The proposed arrangement 
essentially replaces the nonadjustable resistor-based approach, 
suggested by Bilotti, -' with a voltage-controllable VLSI- 
compatible network. 
Linearisation technique: The drain current of an n-channel 
MOS transistor in nonsaturation is given by6 
ID=K((VG - VB - VFB - OB)IVD - Vs) 
-2[(VD-VB)2-(VS-VB)2] 
- YC(vD -- 
vB + OB)312 - 
(VS 
- 








Expanding the (3/2)th power terms in eqn. la in a Taylor 
series results in the quadratic approximation to ID as follows: 




I) VT VFa + os + Yý(4a - Va) (2b) 
These expressions show that the dominant nonlinearity term 
can be minimised by applying to the gate terminal a potential 
which results in the cancellation of the terms in VD and Vs, 
namely 
VG= VC+ 2(VD+VS) (3) 
Thus the equivalent drain source resistance is obtained as 
R= CKM vc - VT)f -' 
(4) 
and is independently controllable via Vc. 
Grounded voltage-controlled resistor (G VCR): As eqn. 
3 shows, 
distortion in a floating MOSFET resistor can be minimised 
Vcc (* 5V) 
Vb H 
Mg. 1 Grounded voltage-controlled resistor 
f --° vc 
v 
by applying a suitably weighted sum of the source and drain 
potential to the gate. In the particular case where the source 
terminal is maintained at ground potential, the gate voltage 
required for control and linearisation purposes reduces to 
V, O = Vc + (m/2)VD. 
Fig. 1 shows the circuit diagram for a GVCR in which Vc, is 
generated using the `inverse function approach', ' and 
controls/linearises transistor MN7. 
The circuit essentially consists of two sections: `drive and 
`copy'. The `drive' section is formed by transistors MN1, MNZ, 
MNS and Mp1 whereas the `copy' section is formed by tran- 
sistors MN3, MN4, MN6 and MP2. Transistors MN1-MN4 con- 
stitute two differential pairs with equal tail currents 210. By 
means of the p-channel current mirror MP1-MP2, the voltage 
Vu, is copied to the scaled differential pair MN, -MN4, yielding 
the required weighted voltage. 
Since the differential pair structure offers an extremely high 
input impedance, the loading effect on the controlled tran- 
sistor (MN7) is much reduced, 5 and resistance values in the 
MS2 range are readily available. 
It may also be noted that the extension of this technique to 
floating resistors, involving the feedback of VD and VS, would 
increase the quiescent power consumption and complexity, 
but is entirely straightforward. 
Simulation results: SPICE simulations of the basic GVCR and 
its. application as the resistive elements in the familiar two- 
integrator-loop biquadratic filter section have been performed. 
The results were obtained using realistic level 3 models (with 
gate-voltage-dependent mobility) for all MOS devices. 
However, auxiliary devices, including capacitors and oper- 
ational amplifiers, were assumed to be ideal. 
The DC current/voltage characteristics for the GVCR of 
Fig. 1 are shown in Fig. 2 for a range of control voltages. This 
family of curves shows that the resistor offers good linearity 
for terminal voltage swings up to 5 VPP, combined with a wide 
tuning range (from 60 kit to over 200 kit for this example). It 
may be noted that the operational range for the gate control 
voltage Vc is limited by the saturation conditions on 
MNS MN6 and Mp1-MP2. With the bias supplies set at ±5 V 
it was found that Vc could be varied between 2.8 and 3.9 
V. 
As previously shown, the values for m are dependent on VB, 












Fig. 2 Variation of GVCR static v/i characteristics with control 
voltage V- 
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voltage n siz 
considered, the model parameters employed in the n-channel 
transistors were y= 0-65 V'I', 4B = 0-677 V and V. = -5 V. 
This, it may be noted, sets m= 1-13 and requires the optimum 
K3/K K4/K2 ratios to be 3-1. However, simulation revealed 
that distortion was actually minimised with K3/K1 and KJJK2 
at the lower value of 2.6. The discrepancies appear to be due 
to imperfections in the current-mirror (MP1-Mp2) and the 
nonlinear nature of the differential pairs. 
Frequency response evaluations predict a3 dB bandwidth 
for the control circuitry of 3 MHz at 10 = 6µA, a larger band- 
width being possible, but at the cost of increased power con- 
sumption and distortion. For example, doubling 10 to 12µA 
gives a3 dB bandwidth of 43 MHz, but increases distortion 
by 0-5% (Vi. =I VpP and Vc = 3-2 V). 
The aspect ratios resulting in minimum distortion were 5/50 
for MNI-MN2,13/SO for MN3 MN4,70/10 for MNS MN6, 
10/50 for MN7 and 80/10 for MPS MP2; Vb was -3.8 V. 
Fig. 3 shows the schematic diagram for a `biquad'-type 
implementation of a second-order Chebyshev lowpass func- 
tion with a passband ripple of 0.5 dB and a 4.7 kHz cutoff 
frequency. Although this example contains six GVCRs, the 
presence of common inputs reduces the number of (identical) 
control circuits required (as embodied in Fig. 1) to only four. 
Amplitude/frequency response simulations show good 
agreement with the design specification, and indicate that 
stopband attenuations in excess of 100dB should be attain- 
able at frequencies in the MHz range. Distortion analyses also 
Fig. 3 GVCR-based implementation of two-integrator-loop second- 
order lowpass filter structure 
show THD levels would typically be lower than 1% for input 
signals up to 4 VPP, 
Conclusions: A tunable grounded MOSFET resistor has been 
described in which linearisation is achieved via terminal- 
voltage feedback. Simulation results have shown that resist- 
ance values in the Mfg region can be realised, and that a biquadratic filter section based on the proposed device would 
maintain reasonably low levels of distortion with relatively 
large input signals. 
These unbalanced structures could provide an economic 
alternative to the balanced arrangements previously advo- 
cated for use in fully integrated continuous-time MOSFET-C 
filters. 
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Indexing terms: Circuit theory and design, Amplifiers, Distor- 
lion 
A new transconductor based on MOS transistors operating 
in saturation is proposed. Linearisation is achieved in a 
common-source pair by driving the devices in a purely anti- 
phase mode. Simulation results show that the proposed 
transconductor would typically exhibit less than 1% THD 
for input signals up to 5.7 V. 
phase mode by the difference signal v producing drain cur- rents 
ý, =K ((VQ - VT)2 + 2v(VQ + VT) + v2} (4) 
and 




- Vr) + v2} (5) 
having identical (quadratic) distortion components. The differ- 
ence current output 
io=II-I2=4Kn(VQ-VT) (6) 
Introduction: Voltage controlled current sources or trans- 
conductors, are fundamental elements in analogue system 
design. 1-8 Integrated CMOS structures are of particular inter- 
est and several circuits have been described which rely on the 
square-law characteristics of devices in saturation. The best 














Fig. 1 Transconductors 
svi 
a Long tailed pair 
b Cross-coupled pair 
The appealing simplicity of the LTP is offset by its inherently 
nonlinear characteristics. The constant-current condition 
results in a common-source node potential 
V= VQ + vc + vNL (1) 
where V. is the quiescent drive, vc = (v1 + v2)/2 is the 
common-mode signal component, and 
Av2 
VNL=(VQ-VT) 1- 1- ýVQ- VTý 
is an induced nonlinearity which can be written as an even- 
powered series in the difference signal v= (v, - v2). The 




12=K{(VQ-V)2-v[ VQ - VT - VNJJI 
(2b) 
thus the output current 
io ='1 '2 




contains distortion terms of all odd orders. 
Although the LTP nonlinearity can be reduced using source 
degeneration techniques, ' or long transistors with appropriate 
bias levels, " the cross-coupled pair (CCP) configuration 
shown schematically as Fig. lb, in principle offers a 
distor- 
tionless v-i conversion. This attractive prospect arises 
because the matched input devices are driven in a purely anti- 
is therefore linear and double that for the LTP. 
In practice, some distortion is inevitable and departures 
from the ideal square-law characteristics, mismatching, mobil- ity degradation etc., all contribute to distortion levels that 
generally deteriorate as the devices are driven towards cutoff. 
Although the arrangement in Fig. lb is unrealistic in that 
the inputs are required to sink the drain currents, several 
practical circuits' have been reported. The purpose of this 
letter is to show that the CCP distortion levels can be 
improved by applying the antiphase drive principle in a 
common-source pair configuration. 
Antiphase common-source pair: The LIP nonlinearity is a con- 
sequence of the constant current biasing. If the current source 
is replaced by a voltage source generating the common-mode 
signal, vc, the input devices would be driven in a purely anti- 
phase mode. The drain and output currents for these ACSP 
structures can be obtained by setting v to v/2 in eqns. 4-6. The 
resulting transconductance is linear and half that of the CCP. 
The importance of this result lies in the observation that dis- 
tortion levels are governed by the gate overdrive (VQ - VT) 
and the magnitude of the gate/source signal. Higher signal 
levels not only increase the extent to which the devices are 
driven into cutoff but also lead to increase mobility degra- 
tion. 5"", ' In comparison with the CCP, the signal swing 
required to drive ACSP devices into cutoff is doubled and the 
distortion levels correspondingly reduced. The fact that the 
nominal transconductance 
g= is/v = 2K(VQ - VT) (7) 
where K=0.5. uC, (W/L), is half that of CCP structures is 
unimportant in the sense that the difference in g can normally 
be accommodated by modifying K with the aspect ratio. It is 
noteworthy that the signal swings required to drive the CCP, 
LTP and ACSP structures into cutoff are in the ratio 
1: %/2: 2. 
Transconductor realisation: Fig. 2a details the implementation 
of the ACSP. The circuit consists of an AC common-mode 
generator, ' a shunt feedback buffer` (as in Fig. 2b), together 
with a basic common-source pair. The generator is configured 
as two series-connected differential pairs (M3-M4 and 
















Fig. 2 Proposed transconductor 
a Antiphase common source pair 
b Shunt feedback buffer 
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mode signal generated is coupled to the input pair through a 
source follower. The output of the source follower includes a 
quiescent drop VQ formed by causing M7 to conduct with a 
bias current 1. The buffer bias current lB is generally chosen to 
ensure that Ml and M2 operate in the desired input range. 
The difference current io = /, - 12 can be generated using any 
suitable current mirror. 
Simulation results: The ACSP of Fig. 2, together with an LTP 
and a representative CCP° have been simulated in SPICE 
using realistic level 3 transistor models. In all cases, µC01 and 
VT were set to 61.3pA/V2 and 0-99V, respectively. With 
I= 32pA and Io = 18/8 = 35µA, the ACSP uncompensated 
open-loop short-circuit 3dB bandwidth was 6-7 MHz. 
The DC transfer characteristics (nominally 26pA/V) shown 
in Fig. 3 exemplify the signal handling capacity for the 
ACSP class of transconductor and can be seen to compare 
favourably with those of the LTP and CCP circuits. The pre- 
dicted low-distortion input-signal range for the ACSP 
-2(VQ - VT) <v< 2(VQ - VT) may not be fully realisable 
because of power supply limitations' and other circuit con- 
straints. In the case of this ACSP implementation, the DC 
inn 
_4 




...... " CCP 
transfer curve indicates that although full positive signal 
swings are obtainable, negative swings are restricted The 
asymmetry occurs because the common-mode generator 
cannot maintain the tail currents at 210 under large signal 
conditions. 
Comparative THD results are given in Fig. 4. The ACSP 
distortion, predominantly third harmonic, remains under 1% 
for signals up to 5-7 and would be acceptable in many real 
time applications. The relatively poor performance of the 
CCP, which exhibits distortion levels higher than those of the 
basic LTP demonstrates the importance of mobility degrada- 
tion. 
Conclusions: A tunable transconductor based on a common 













differential input voäage, V 1/4 
Fig. 4 Total harmonic distortion 




and simulation presented. The proposed network combines 
low distortion with large signal handling capacity and offers a 
single ended performance comparable with those of balanced 
structures. The proposed arrangement can be applied to inte- 
grated continuous-time filters and in applications requiring 
programmable amplification. 
G. WILSON 27th March 1990 
P. K. CHAN 
School of Electronic, Communication and Electrical Engineering 
Polytechnic South West 
Drake Circus, Plymouth PL4 8AA, United Kingdom 
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Fabry-Perot cavity, acting as a narrow band-pass filter, 
would be more appropriate. A Fabry-Perot structure might 
also find as an inline optical switching device, as high-finesse 
GaAs/AlGaAs etalons' have shown logic functions with very 
low switching energies. The use of lifted-off semiconductor 
films in inline components opens a wide variety of possibilities 
for active and passive devices not present in current inline 
device technology. 
Conclusions: We have demonstrated a new type of inline 
optical filter incorporating a lifted-off epitaxial multilayer 
structure. A multilayer quarter-wave reflector, acting as a bandstop filter, was sandwiched between two gradient-index 
rod lenses. Better than 20dB rejection was obtained, with a 
minimum insertion loss of less than 0.5dB. The near- 
theoretical performance of the device confirms the quality of 
this type of material. 
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SATURATION-MODE CMOS 
TRANSCONDUCTOR WITH ENHANCED 
TUNABILITY AND LOW DISTORTION 
Indexing terms: Circuit design, Coupled circuits 
range. The purpose of this Letter is to present an alternative structure based on cross-coupled devices which offers an enhanced tuning range with distortion levels comparable to or better than those predicted for the ACSP. 
Offset-biased cross-coupled pair (OBCCP): The general arrangement of the proposed transconductor is illustrated in Fig. la and that of the basic cross-coupled pair (CCP) in Fig lb. It may be seen that the new network differs in the way the controlled transistors (MN1,2) are coupled to the input 
signals (v,, v2) and in the biasing arrangement. 
Q 31 /1 
MI 
Fig. I Conventional and proposed offset-biased cross-coupled trans- 
conductor schemes 
-a Proposed offset-biased scheme 
b Conventional arrangement 
For the basic CCP the inputs v1 and v2 are directly coupled 
to the respective gates and, together with an appropriate DC 
offset (Va), are buffered onto the opposite source terminals. 
This arrangement results in an antiphase drive to each device 
equal to the full differential input (v - 02) with the sources 
offset by VQ volts relative to signal ground. 
In the new scheme the inputs are preprocessed (via two 
series-connected differential pairs) to form the weighted sums 
Ua-41++V2+1z(v1-U2) 
(1) 
V6 = 4U1 
+ 
4V2 
+ n(v1 - v2) 
(2) 
A new transconductor based on MOS transistors operating 
in saturation is presented. Linearisation is based on an offset where 
biased pair in a cross-coupled configuration. Simulation 
results show that the proposed convertor combines excellent 
tuning characteristics with a large signal handling capability. 
Introduction: The realisation of analogue filters in monolithic 
form using CMOS transconductor elements is of considerable 
interest. In practice, fabrication process tolerances and the 
effects of temperature variations are such that on-chip auto- 
matic tuning is essential. It is typically the case, however, that 
adjusting the quiescent drain current of devices in the satura- 
tion model-3 significantly reduces the linear signal 
handling 
capability. With stacked structures 16 the problem can 
be par- 
ticularly pronounced. 
A recent solution to this problem uses an antiphase 
common-source pair (ACSP)7 incorporating a shunt-feedback 
buffer and provides low distortion levels over a wide tuning 







and I, is the quiescent level of the differential pair 
bias cur- 
rents and also serves to define the DC offset 
VQ - 
Lýý Ký 
+ VT] (a, 
With v, and vb cross coupled to MNI and 
MN2 as shown, the 
drain currents are independent of n(v) and may 
be written as 
] 2 (5) 1, =K[v. -Uh+ Vg- v, vT 
2 (6) 
1Z = K(Ob - Ua + 





wb `ý T9 q 
The quiescent levels can therefore be controlled by an appro- 
priate combination of gate and source DC offsets chosen to 
maximise the tuning range. Furthermore, since both junctions 
are driven in antiphase by (v, - v2)/2 rather than the full dif- 
ference signal, the signal range over which the currents main- 
tain a specified linearity is significantly enhanced. 





- U2) l7) 
is in principle a purely linear function of the differential input 
and illustrates the dual tuning capability. In practice, however, 
mismatches, mobility modulation effects, " and other depar- 
tures from the idealised square-law model will inevitably 
result in finite distortion levels. 
Transconductor realisation: The transconductor is implement- 
ed as shown in Fig. 2. It consists of the controlled pair 
MN1-2, two series-connected differential pairs (MN3-4, 
MN5-6), and two p-channel buffers (MP1-2, MP3-4) together 
with associated mirror pairs. The signals generated at the 
source nodes of the differential pairs are cross-coupled by the 
buffers to the gates of the controlled pair. The resulting anti- 
phase gate-to-source voltages produce drain currents I1 and 
12 which are also drawn from the source nodes by means of a 
current loop-back technique. The output current is obtained 
by subtracting these two currents. 
As previously noted, the transconductance can be tuned by 
two parameters I, and VB. In practice, I, would be fixed in 
conjunction with the aspect ratio of the differential pairs so as 
to maximise the signal handling capability. The second tuning 
parameter VB can be dynamically modulated by adjusting the 
bias current through the buffers with an external control 
voltage Vc. The use of p-n complementary DC coupling pro- 
vides a bipolar range for V. and significantly enhances the 
tuning characteristics. 
Simulation results: SPICE simulations using realistic level-3 
transistor models with gate voltage dependent mobility have 
been performed. The results generally show that the OBCCP 
compares favourably with the ACSP and offers a highly tunable transconductance with low distortion over a wide input signal range. 
From the representative family of static characteristics 
shown in Fig. 3, it may be seen for example that the nominal transconductance (20/iA/V) is adjustable over a range of ±45%, with minimal effect on either the linearity or symmetry 
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differential input voltage. V 3t3 i] 
Fig. 3 Simulated static characteristics for the OBCCP 
I, = 35 {LA, ±5V supplies 
Fig. 4 details the variation of THD as a function of the 
nominal transconductance for the OBCCP and ACSP trans- 
conductors. It should be noted that these results are based on 
±5 V supplies, a frequency of 1 kHz and relatively high values 
for both the mobility modulation factor 0 (0.15 V ') and dif- 
ferential input voltage (5V P). 
It may be seen that the range of 
transconductance over wich the distortion levels are better 
than -40dB is considerably wider in the case of the OBCCP 
structure. 
Conclusions: A voltage tunable transconductor based on an 
offset biased pair in a cross-coupled connection has been 
described and simulation results presented. It has been shown 
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Fig. 2 Implementation of offset biased cross-coupled pair 
(OBCCP) transconductor 
that the proposed convertor offers excellent tuning properties 
combined with low distortion for large signal drives- The 
network should be useful for voltage-controlled filters and 














Fig. 4 Variation of THD with transconductance for OBCCP and 
ACSP transconductors 
f= IkHz, V, = ±5V, V, =sv,,, e=o-15v-' 
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ANALYSIS OF ARBITRARILY SHAPED 
MULTIPLE-DIELECTRIC POSTS IN 
RECTANGULAR WAVEGUIDE BY METHOD 
OF LINES 
Indexing terms: Electromagneticfield theory, Waveguides 
The equivalent network of arbitrarily shaped multiple- 
dielectric posts in a rectangular waveguide is analysed by the 
method of lines and the equivalent parameters of three cylin- 
drical dielectric posts in a rectangular waveguide are calcu- 
lated as an example. 
Introduction: Much attention has been paid to the study of 
dielectric posts in rectangular waveguides because of their 
practical significance in the design of microwave 
filters and 
ELECTRONICS LETTERS 3rd January 1991 Vol. 27 No. 
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highly stable microwave oscillators. The analysis is based on moment methods' and the combination of the finite and boundary element methods. 2 The derivation is rather compli_ cated, especially when the number of posts increases. If the cross-section of the post is not circular, it is quite difficult to select an appropriate basis function for the post current. In this letter, the method of lines is used to analyse the scattering characteristics of arbitrarily shaped multiple-dielectric posts which are symmetrically located with respect to the xy plane. The advantages of using the method of lines are simpler deri- 
vation procedure, clear physical concept, high accuracy and no problem of convergence. 
z=-t z=0 z=l 
1i 
Fig. 1 Dielectric posts 
Basic formulation: The resultant field of the TE, a incident wave and reflected waves from the dielectric posts is represent- 
ed by a potential function. Fig. 1 shows the longitudinal cross- 
section of a rectangular waveguide having posts of arbitrary 




Fig. 2 Equivalent circuit 
assume that only the dominant mode TEIG can propagate in 
the guide. The reference plane is chosen so that 
I=n2o (1) 
where Ao is the guide wavelength of the TEIG mode. The TEIG 
mode has an input impedance at z= ±1, equal to that at 





jX, _ i{Z - Z,, e) 
(2) 
where Z and Za are the input impedances of even and 
odd modes. Since the posts are uniform in y-direction, only 
TE, 0 modes can 
be excited by posts. The field strength can be 
expressed by means of a potential function' 
E= jcvýic 
Ef=Vxýr (3ý 
ii = «x, Zur 
/(x, z) satisfies the Helmholtz equation 
2o 2 
OXZ +a+E k° 0 
(4) 
where kö = co2Ecso- The input impedance at z= -1 
is 
(s) Z'^ = -'w'` 30-/aZ 
z= -, 
Calculation of O(x, z) by method of lines: 
The first step is to 
discretise the x-variable in eqn. 4. The potential 
0 can be 
replaced by a set 4_ 02, """, 
4,, )` at the lines x; = ih, 
29 
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Comparison of four CMOS transconductors for fully 
integrated analogue filter applications 
G. Wilson 
P. K. Chan 
Indexing terms: Analogue filters, Transconductors, Simulation 
Abstract: An analysis of four transconductors 
based on CMOS transistors operating in satura- 
tion is presented and computer simulated per- 
formances are compared. It is shown that an 
antiphase source-coupled pair offers superior 
tuning characteristics and exhibits low distortion 
at large input drives. 
Introduction 
Monolithic filters in a MOS VLSI technology are avail- 
able to integrated circuit designers in different forms. 
Although MOSFET-C approaches [1-3] have received 
much attention, they are not attractive at higher fre- 
quencies because of the effects of limited gain-bandwidth 
product [4]. The transconductor is capable of operating 
over a wide frequency range and also finds applications 
in programmable gain amplifiers [5], multipliers, oscil- 
lators and other nonlinear circuits [6]. 
Several MOS transconductors for voltage-controlled 
filter systems have been reported. Nedungadi [7,8] 
described a compensated common source pair (CCSP). 
Viswanathan [9] proposed a cross-coupled structure 
(CCP). Other authors [10,11] have adopted similar stra- 
tegies but with differing implementations. A group of 
transconductors based on transistors operating in satura- 
tion are examined and their performances compared. The 
comparison will take account of factors such as signal 
handling capability, linearity and tunability. 
The transconductor outputs are connected to identical 
differential-to-single ended current convertors to provide 
an equable basis for comparison (employing the two 
cascode mirror arrangement discussed in References 8 
and 12) as illustrated in Fig. 1. The comparison is made 
on the basis that for all structures the transconductances 
are equal, the MOS models are identical, the power 
tý 
vi + 
V2 11 -1Z 
'12 J 
Aransconductor differential to 
single-ended 
current convertor 
Fig. 1 Transconductance structure 
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supplies are common, all devices are matched, and the transistors are sufficiently long to exclude channel-length 
modulation effect. 
The principle of operation for each transconductor 
type will be described, these are designated: long tail pair (LTP), compensated common source pair (CCSP), cross- 
coupled pair (CCP) and anti-phase common source pair 
(ACSP). Emphasis is placed on an analysis of nonlin- 
earity and operating range. The problems of tuning are 
addressed and the characteristic of each transconductor 
is demonstrated and compared. The results of a compara- 
tive distortion analysis are discussed. 
2 Circuit descriptions 
2.1 Long tail differential pair (LTP) 
From the standpoints of simplicity and high frequency 
response, the differential pair transconductor is quite 
attractive and forms a useful benchmark. Unfortunately, 
the nonlinearity generated by the constant current oper- 
ation limits the signal handling capability and restricts 
the scope of this structure. 
Consider the matched differential pair shown in Fig. 
2a; the voltage uM generated at the common source node 
consists of a DC bias component V. and an AC com- 
ponent f (v) 
VM=VQ+f(V) (1) 
The drain currents for MA 1 and MA2 are 
I1=I+i=K[v1-VQ-f(v)-VT]2 (2) 
I2I-i=K[v2-VQ-f(v)-VT]2 (3) 
where the gate overdrive 
VQ + VT =- 
JCK/ 
(4) 
defines the quiescent current 1, VT is the threshold 
voltage, K= pCox W/2L is the transconductance param- 
eter, p is the effective carrier mobility, Cox is the capac- 
itance per unit gate area, W is the channel width and L is 
the channel length. 
The transfer characteristic is also given by [15] 
Kv21 




where the ideal AC transconductance parameter 
G is 
defined as 
G= 2J(KI) (6) 





























Fig. 2 Transconductors 
a Long tail pair c Cross coupled pair 
b Compensated common source pair d Anti-phase common source pair 
d 
It follows that for a given transconductance, the dis- 
tortion can be reduced either by increasing the bias 
current or reducing the aspect ratio (W/L). 
Subtracting eqn. 3 from eqn. 2 and equating to eqn. 5 
yields 
VI + V2 KV 2 f(v) =2+K1-1- 41 
(7) 
identifying f (v) as the AC common mode signal plus a 
nonlinear signal, which it may be noted, is a direct conse- 
quence of the constant current biasing. 
Substituting eqns. 5 and 6 into eqn. 2 and eqn. 3 gives 
I1 = KL2 
V 





(9) I2 = KL 2+ 
W(1 
4I 
from which an upper and lower limit to the operating 
range can be found by setting I,,, 2= 0. Thus 
-., /(2), 
Kl 
v< ý(2)J I 
Kl 
(10) 
22 Compensated common source pair (CCSP) 
A linearised VI convertor has been described in Refer- 
ence 7 and is shown in Fig. 2b. The linearisation process 
consists of generating a compensating tail current as a 
function of the differential input voltage from an aux- 
iliary cross-coupled pair, which is subsequently passed to 
the source coupled pair. 
With ebn. 5 rewritten as 
is = v., I[K(41, - Kv2)] (11) 
it can be seen that the output current is linearised by 
setting the tail current to 
It =1ý 
K4 2 X12) 
in which case io = Gu. 
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It will be useful to examine the potential generated at 
the common source node under these conditions. Con- 
sider Fig. 2b, and let VN be expressed as 
VN = VQ + 9(v) (13) 
The currents flowing through transistors MB1 and MB2 
are 
Il =K[vl-VQ-g(v)-VT]2 (14) 
I2 = K[v2 - VQ - g(v) - VT]2 (15) 






Thus g(v) is a purely common mode signal and results in 
each input transistor being driven in an antiphase mode 
by the difference signal v/2. The ideal transconductance 
predicted by these relationships is not achieved in prac- 
tice since unavoidable second order effects, amongst 
which mobility degradation [10,13] has a dominant role, 
results in some degree of nonlinearity. 
With the effective mobility expressed [14] as 
Po (ý 1^) 
1+V p(VGS - 
VT) 
it can be shown that 
v 
3 1- 
I1 -12 =G° 
Cl 
1 
29JI +292 1 KO // o 





where Go = 2J(Ko 1) and K° = po Cox W/2L. 
Thus mobility degradation not only reduces the trans- 
conductance, but also contributes to the generation of 
odd order distortion. 
From egns. 14 and 15, the operating range can be 
obtained as 
-2 <v< 2JI 
K1 (19) Jý `111 
685 
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and is a factor of /(2) wider than that for the long-tailed 
pair. 
2.3 Cross -coupled pair (CCP) 
A cross-coupled linearisation technique has been pro- 
posed by Viswanathan [9]. The implementation employs 
two buffers to establish cross-coupling for the two- 
transistor cell as shown in Fig. 2c, and in principle also 
offers an ideal linear v-i conversion. The drain currents 
are 
+ Vr)] 2 Ii = K'[v - (VQ (20) 
12 = K'[-v - (VQ + Vr)]2 (21) 
where VQ + VT = -. j(I'/K'). 
The difference current output is 
io = Il -12 = 4, (K'I')v = G'v (22) 
To provide a proper basis for comparison, K' and I' are 
selected to set G' = G, and VQ = VQ which can only be 
satisfied when K' = K/2 and I'= 1/2. 
In this case 
io=G0[1-28 
(K)+262 K 1v 
0o 
- K0[O - 492 {K 
o)Iv3 
(23) 
from which it may be noted that the distortion coefficient 
is four times larger than that for the CCSP. 






and can be seen to be . (2) times lower than that for the 
LTP. 
2.4 Anti-phase common source pair (ACSP) 
As previously noted, the LTP nonlinearity is a result of 
the constant current drive. It was also noted that the 
current mode compensation in the CCSP structure 
resulted in a purely differential drive to the input tran- 
sistors. This can be achieved directly [20] by replacing 
the current drive with a common-mode voltage source. 
The implementation is shown in Fig. 2d, and comprises 
an AC common-mode signal generator [15], a shunt 
feedback buffer [9], together with a pair of common- 
source transistors. The generator is configured as two 
series-connected differential pairs (MD3 and MD4, MD5 
and MD6) with tail currents equal to 2It . The AC 
common-mode signal generated is coupled to the input 
pair through a source follower. The output of the source 
follower includes a quiescent drop VQ formed by conduct- 
ing MD7 with a bias current I. The buffer current IB is 
chosen to ensure that MDI and MD2 operate in the 
desired input voltage range and has been set at 81,, uA. 
The drain currents are 
I1 = KL2 - (VQ + VT) 
(25) 
z 
12=K[-2-(VQ+ VT) (26) 
giving a difference output current io = Gv. 
With mobility taken into account, the output current 
is as given by eqn. 18 for the CCSP transconductor. 
Equally, the input signal range is given by eqn. 19 and 
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the signal swings required to drive the LTP, CCSP, CCP 
and ACSP structures into cut-off are therefore in the 
ratio: J(2), 2,1 and 2, respectively. 
3 Tuning characteristics 
In continuous-time transconductor-C filter applications, 
the cut-off frequency of the filter is dependent on the 
ratio of the transconductance G to the integrating capac- itance C. However, the G/C ratios required cannot be 
obtained with sufficient accuracy because of unpredict- 
able process and temperature variations. Several auto- 
matic tuning schemes [9,15-18] have been suggested to 
obtain accurate filter performances. 
A major problem in transconductor design is to guar- 
antee reasonable signal handling capability when the 
transconductance is tuned by the on-chip automatic 
system. For the convertors under consideration [8,12], 
the maximum value of input signal voltage is governed 
by the constraint that all the transistors must operate in 
their saturation region. Convertors with a stacked struc- 
ture [10,19] are subject to an even smaller tuning range 
if reasonable linearity is to be maintained. It should be 
noted that the saturation voltages for current sink tran- 
sistors are changed in the course of automatic G tuning. 
As a consequence, correction for temperature changes 
and process tolerance may seriously degrade the signal 
handling capability, and cause loss of dynamic range. In 
the case of the ACSP structure, the key to alleviating this 
problem lies in making use of the shunt feedback buffer 
operating in a partial cancellation mode. Provided the 
current IB is sufficiently large, transistor MD15 can 
operate well into the non-saturation region and even 
down to the negative supply rail without seriously affect- 
ing the operation of the controlled transistor MD17. 
SPICE simulations using realistic level 3 transistor 
models with gate voltage dependent mobility have been 
performed. The appropriate process parameters and rele- 
vant device aspect ratios are given in Table I and Table 
2, respectively. 
Table 1: Appropriate process parameters 
Parameter NMOS PMOS 
VTO, v 0.99 -0.8 
TOX x 10-' °m 400 400 
NSUB, x1015 cm-3 7 4 
XJ, x10-6 m 0.18 0.21 
LD, x 10-e m 0.341 0.45 
UO, cm2/Vs 710 300 
VMAX, x 105 m/s 1.5 3 
DELTA 0.3 0.75 
THETA, V-' 0.15 0.4 
ETA 0.15 0.15 
KAPPA 0.6 1.5 
TPG 1 -1 
GAMMA, V°. 5 0.65 0.46 
NFS, x10" cm-2 2.4 1.68 
CGSO, x10-1O F/m 0.87 1.24 
CGDO, x10-1O F/m 0.87 1.24 
CGBO, x10-" F/m 2.79 4.03 
PB, V 0.6 0.6 
CJ, x 10 -° F/m2 1.78 1.83 
JS, x 10-$ A/m2 8.2 3.46 
MJ 0.481 0.526 
CJ SW, x10-1O F/m 3.58 2.29 
MJSW 0.218 0.172 
Fig. 3a-d detail the family of static characteristics 
obtained for each of the four transconductors at appro- 
priate control voltage levels. It can 
be observed that 
although all four transconductors offer some 
degree of 
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tunability, the ACSP is the only structure which retains 
linearity over the tuning range. 
Table 2: Device aspect ratios 
Device Aspect Ratio (Nm)/ pm) 
MA1-MA2 10/30 
MA3 50/10 
MB1-MB2, MB4-MB5, MB7 10/30 
M B8-M B9 78.875/10 
MB10-MB11 100/10 
MB 12-M B 14 140/10 
M C1-M C4 10/60 
M C5-M C6 60/10 
M C7-M C8 44/10 
M C9-M C10 50/10 
MD1-MD2, MD7 10/30 




M D16-M D17 50/10 
4 Distortion/dynamic range 
The operating ranges quoted assumes that the controlled 
transistors obey the familiar square-law characteristic. 
Under large signal conditions, this assumption cannot be 
sustained and, to provide an assessment of the relative 
linearity for the group of transconductors, their simulated 

















of 26 pA/V) are collectively shown in Fig. 4a. It can be 
seen that although the CCSP has the largest linear range for positive excursions, nonlinearity occurs with relatively 
small negative swings. By contrast, the wide linear range for the ACSP extends to both quadrants. 
The variations of THD as a function of differential input voltage are shown in Fig. 4b. It can be observed 
that for low signal levels the THD for CCSP and ACSP 
structures are similar as predicted by the mobility degra- 
dation analysis. However, for larger signals, the CCSP 
controlled transistors are driven into the Ohmic region of 
operation, resulting in a rapid departure from linearity. 
The signal handling capability of the ACSP is not simi- 
larly degraded, and linearity is maintained over a wide 
range of input voltages. In the case of the CCP, on the 
other hand, the effect of a high mobility degradation 
results in a generally inferior performance. It is clear that 
in general, distortion is critically dependent on the degree 
of mobility degradation. 
In the cases of the CCP and ACSP transconductors, 
the operating range is dependent on the current buffers; 
however, their operation is different. As the summing cur- 
rents I1 + I2 are combined into the output node of the 
buffer in the ACSP, they tend to cancel each other 
because I1 is in anti-phase with 12. This leads to very 
small voltage swings at the drain of transistor MD17 
even under large signal drives. However, no partial can- 
cellation occurs in the CCP as currents I1 and 12 flow 
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Fig. 3 Control voltage tuning of static characteristics 
a Long tail pair c 
Cross coupled pair 
b Compensated common source pair d 
Anti-phase common source pair 
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Fig. 4 Characteristics of structures 
ACSP ------- CCSP 
LTP ---- CCP 
a Group static for nominal transconductance (26 pA/V) 
b Total harmonic distortion against signal level (G = 26 , us) 
superior performance. In fact, the actual performance 
limitation in the ACSP arises from cut-off in the AC 
common mode generator differential pairs. Since the DC 
bias voltage VB is fixed, they can support a large input 
signal before cut-off occurs. Optimisation of the factor 
J(IJK) in the differential pairs may be necessary to 
achieve maximum signal handling capability. 
In addition to the mobility degradation effect which 
gives rise to both harmonic distortion and a reduction in 
the transconductance gain, other second order effects 
may be considered, e. g. channel-length modulation, body 
effect and device mismatching. In this study, the channel 
length of input devices was chosen to be greater than 
10 qcm, in which case, channel-length modulation can be 
neglected. The body effect it may be noted, can be mini- 
mised by placing the input device pairs in a common 
P-well. Since every device was assumed to be perfectly 
matched, the simulation results obtained illustrate the 
relative /performance for the four types of trans- 
conductors. Although the symmetrical structures of con- 
vertors suppresses even order nonlinearities, in practice, 
device mismatching does give rise to additional even 
Table 3: Overall performance comparison 
G= 26 pA/V LTP CCSP CCP ACSP 
Input for 1 "/ THD (VP0) 3.6 3.9 2.9 5.7 
Maximum linear range ±3.4 ±3.5 ±2.2 ±3.7 
Power consumption (mW) 1.48 6.19 3.23 5.69 
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5 Conclusions 
A comparison of four CMOS transconductors based on devices operating in saturation has been presented. Prac- tical limitations on their performances relating to signal range, linearity, tunability and total harmonic distortion have been discussed. 
It has been shown that the combination of a wide dynamic range and tunability make the ACSP an attrac- tive solution in voltage-controlled filter applications. However, the technique does demand higher power con- 
sumption and it may be necessary to compromise between power consumption and the extent to which the linearity to be maintained. This study has also shown that the basic long-tail pair presents an economical solu- 
tion for applications where higher distortion levels can be 
accepted. 
6 References 
I TSIVIDIS, Y. BANU, M., and KHOURY, J.: `Continuous-time 
MOSFET-C filters in VLSI', IEEE J. Solid State Circuits, 1986, 
SC-21, pp. 15-30 
2 RYAN, P. J., and HAIGH, DJ.: 'Novel fully differential MOS trans- 
conductor for integrated continuous-time filters', Electron. Lett., 
1987,23, pp. 742-743 
3 WILSON, G, and CHAN, P. K.: `Novel voltage-controlled 
grounded resistor', Electron. Lett., 1989,25, pp. 1725-1726 
4 KRUMMENACHER, F.: 'Design considerations in high-frequency 
CMOS transconductanoe amplifier capacitor (TAC) filters', IEEE 
Proc. ISCAS, I, Portland, May 1989 
5 GEIGER, R. L., and SANCHEZ-SINENCIO, E.: `Active filter 
design using operational transeonductance amplifiers: A tutorial', 
IEEE Circuits Dev. Mag., 1985,1, pp. 20-32 
6 SANCHEZ-SINENCIO, E., RAMIREZ-ANGULO, J., LINARES- 
BARRANCO, B., and RODRfGUEZ-VAZQUEZ, A.: 'Operational 
transconductance amplifier-based non-linear function synthesis', 
IEEE J. Solid State Circuits, 1989, SC-24, pp. 1576-1586 
7 NEDUNGADI, A. P. and VISWANATHAN, T. R.: `Design of 
linear CMOS transconductance elements', IEEE Trans, 1984, 
CAS-31, pp. 891-894 
8 NEDUNGADI, A. P., and GEIGER, R. L.: `High-frequency voltage- 
controlled continuous-time lowpass filters using linearised CMOS 
intergrators', Electron. Lett., 1986,22, pp. 729-731 
9 VISWANATHAN, T. R.: 'CMOS transconductance element', Proc. 
IEEE, 1986,74, (1), pp. 222-224 
10 SEEVINCK, E., and WASSENAAR, R. F.: 'A versatile CMOS 
linear transconductor/square-law function circuit', IEEE J. Solid 
State Circuits, 1987, SC-22, pp. 360-377 
11 NOCETI FILHO, S., SCHNEIDER, M. C., and ROBERT, R. N. G.: 
`New CMOS OTA for fully integrated continuous-time circuit appli- 
cation', Electron. Lett., 1989,25, pp. 1674-1675 
12 PETERSON, K. D., and GEIGER, R. L.: 'CMOS OTA structures 
with improved linearity'. Proc. 27th Midwest Symp. Circuits and 
Systems, June, 1984 
13 BULT, K., and WALLINGA, H.: `A class of analog CMOS circuits 
based on the square-law characteristic of an MOS transistor in satu- 
ration', IEEE J. Solid State Circuits, 1987, SC-22, pp. 357-365 
14 PENNOCK, J. L.: 'CMOS triode transconductor for continuous- 
time active integrated filters', Electron. Lett., 1985,21, pp. 817-818 
15 TORRANCE, R. R., VISWANATHAN, T. R., and HANSON, J. V.: 
`CMOS voltage to current transducers', IEEE Trans., 1985, CAS-32, 
(11), pp. 1097-1104 
16 MOULDING, K. W., QUARTLY, J. R., RANKIN, PJ_, THOMP- 
SON, R. S., and WILSON, G. A.: `Gyrator video filter IC with auto- 
matic tuning', IEEE J. Solid State Circuits, 1988, SC-23, pp. 750-758 
17 KRUMMENACHER, F., and JOEHL, N.: `A 4-MHz CMOS 
continuous-time filter with automatic tuning', IEEE J. 
Solid State 
Circuits, 1988, SC-23, pp. 750-758 
18 SCHAUMANN, R.: `Design of continuous-time fully integrated 
filters: a review', IEE Proc. G, 1989,136, pp. 184-190 
19 WANG, Z.: `Novel linearization technique for implementing 
large- 
signal MOS tunable transconductor', Electron 
Lett., 1990,26, pp- 
138-139 
20 WILSON, G., and CHAN, P. K.: `Low-distortion CMOS trans- 
conductor', Electron. Lett., 1990,26, (11), pp. 
720-722 
/EE PROCEEDINGS-G, Vol. 138, No. 6, DECEMBER 
1991 
252 
CMOS SERIES/PARALLEL QUAD RESISTOR 
G. Wilson and P. K. Chan 
Indexing terms: Resistors, Integrated circuits, Circuit theory 
and design 
A new CMOS floating resistor scheme based on a series/ 
parallel connection of four identical devices operating in non- 
saturation is described. The nominal resistance is 
independent of threshold parameter variations and compara- 
tive SPICE simulations have shown that the new structure 
offers improved distortion performance combined with excel- 
lent tunability. 
Introduction: In CMOS technology the requirement for con- 
trollable resistors with low distortion has led to a wide range 
of structures, many of which use the MOSFET operating in 
nonsaturation [1-4]. Unfortunately, even after the dominant 
quadratic distortion terms have been eliminated, linearity can 
be significantly reduced by bulk modulation and mobility deg- 
radation effects. 
The purpose of this Letter is to present a new structure 
which is insensitive to bulk modulation effects and combines 




Linearisation technique: The proposed floating resistor scheme 
is shown in Fig. 1 and consists of a matched quad of tran- 
sistors with their gate and bulk terminals driven by matching . buffers [5] of the type illustrated in Fig. 2. 
The linearisation process can be appreciated by noting that 
the branch consisting of MI and M2 together with buffers BI 
and B2 is a transformation of the single-buffer series pair 
resistor (SPR) proposed by VanPeteghem and Rice [5] and as 
such, has identical terminal characteristics. Thus for this 
branch, the midpoint potential v takes on values which result 
in the complete suppression of the fundamental quadratic 
nonlinearity in the current i1. Because the signal potential is 
distributed almost equally across the devices, the residual-dis- 
tortion (associated with bulk modulation and mobility degra- 
dation effects) could be expected to be lower than that in 
parallel schemes where individual devices support the full 
signed potential [1]. Unfortunately, in suppressing the quad- 
ratic distortion terms, a large cubic nonlinearity is generated 
and THD performance is significantly degraded. However, 
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Fig. 2 VanPeteghem-Rice level shifting buffer 
Reprinted from ELECTRONICS LETTERS 30th January 
of the M3, M4 pair (electrically identical to a single device of length 2x L), the dominant quadratic nonlinearity in the lower branch current is also suppressed but in this case, the 
concomitant cubic distortion component appears with reversed sign. 
Linearisation in this series/parallel quad resistor (SPQR) 
configuration is therefore enhanced in relation to that of SPR structures by distributing the signal across pairs of devices 
without having the associated cubic nonlinearity appearing in the net terminal current. 
An approximate expression for the signal current will now be developed in terms of the simplified long channel 
nonsaturation-mode drain current equation [7] 
is = 2K v., - var - 
v-°' r1 
+Y vex (1) 2L 4N440e + vse)Jj 
where the transconductance parameter K= pC0 W/2L, the 
effective mobility p =µo/[l + 6(v - vj] and the threshold 
voltage vk= VTc - YJ(¢s) + yV(4e + vb)" The saturation-mode nMOS buffers in Fig. 2 (matching an 
nMOS quad of controlled devices) produce level shifted 
outputs 











where the DC bias current I is used to tune the nominal 
resistance level and K' is-the transconductance parameter cor- 
responding to an effective mobilityu' = µo/[1 + 0.,. I(1/K')]. 
It can be shown that the midpoint potential in the upper 
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This expression which is identical to that 
for the SPR, illus- 
trates how the dependence of the linear and cubic 
terms on 
the gate overdrive [, 
%(I/K')] would result in increased distor- 
tion at lower bias current levels. 
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Fig. 1 Series/parallel quad resistor (SPQR) structure 
With the midpoint potential buffered onto the common 
gate and bulk terminals of the M3, M4 pair, the lower branch 
current can be approximated as 
iz _r 2K 
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As predicted, the dominant bias dependent cubic distortion 
term appears with opposite polarity to that in eqn. 5. Thus 
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(vl - v2)3 y (ý) 
16 
the linear and quadratic terms are doubled, but cancellation 
reduces the cubic term to a form which is no longer strongly 
dependent on the bias level. 
Simulation results: Distortion characteristics for SPQR and 
SPR networks have been assessed using Level 3 SPICE device 
models [7] with mobility factor 0=0.15 V -1 and bulk modu- 
lation parameter y=0.65 V112. For both cases, the channel 
lengths and bias currents were chosen so as to equalise the 
nominal resistance values and quiescent buffer voltage levels. 
The distortion curves given in Fig. 3 are based on ±5V 
supplies and were obtained by holding the aspect ratios con- 
stant at W/L = 10/50, and 10/25 for the SPQR and SPR 
structures, respectively, and controlling the resistance levels 
via the bias currents. The simulation results predict that THD 
levels in the SPQR network would be significantly lower than 
those for the SPR structure across the entire tuning range. It 
is interesting to note that some cancellation of mobility and 
bulk modulation related distortion terms occur in the SPQR 
network producing a distortion minimum of -67 dB. 
As the levels of distortion indicated in Fig. 3 rely on cancel- 
lation of large cubic contributions in the case of the SPQR 
network, the effect of device mismatching could be critical. 
However, simulation studies have shown that in the face of 
worst case geometrical mismatches of 2%, distortion levels in 
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Fig. 3 Variation of THD with nominal resistance 
fa =1 kHz, o-O. S V peak to peak 
---- series pair 
series/parallel quad 
-55dB representing an improvement over the SPR of 
approximately 15 dB. 
With the channel lengths in a1 :2 ratio the SPR and SPQR 
silicon area ratio (based on 1 and 3 matched buffers, 
respectively) is approximately 3: 16. It will be appreciated 
therefore that although the SPQR offers low distortion, the 
SPR enjoys an area advantage which could also reflect in a 
potential for operation at higher frequencies. 
Conclusions: A new CMOS floating resistor scheme has been 
described which is insensitive to threshold and bulk modula- 
tion parameters and features very low distortion levels. The 
resistor which is easy to design, can be tuned over a wide 
range of resistance values and should prove attractive in single 
ended applications. 
13th December 1991 
G. Wilson and P. K. Chan (Polytechnic South West, School of Elec- 
tronic, Communication and Electrical Engineering, Plymouth, Devon 
PL4 8AA, United Kingdom) 
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Abstract. The influence of the mobility reduction factor on the dominant third-harmonic distortion and effective transconductance in CMOS differential pair transconductors is examined. Analytical expressions are developed which are suitable for hand calculation and generate realistic estimates for distortion and transconductance. The 
results produced have been tested against SPICE simulations over a wide range of parameter values and show excellent agreement. The analysis highlights the importance of mobility degradation and reveals that the linearity 
of the source-coupled differential pair is actually improved as the mobility reduction factor increases. This surpris- ing finding suggests that where 0 >_ 0.15, for example, acceptably low distortion levels (< 60 dB for V, =1 VPP) should be achievable with the basic long-tailed pair and that complex linearization schemes may be unnecessary. 
1. Introduction 
It is generally recognized that harmonic distortion is 
one of the key factors influencing the exploitation of 
CMOS devices in analog circuit applications. The 
distortion characteristics for the classical differential 
pair transconductor of figure 1, a key component in 
many systems, are therefore not only of considerable 
intrinsic interest but serve a useful benchmark role. In 
general, the symmetry of the long-tailed pair normally 
ensures sufficient rejection of even-order distortion 
terms, and attention can be focused on the dominant 
third-order contributions. It is found, however, that 
distortion estimates based on standard analyses [1-3] 
often correlate poorly with the levels predicted by 
SPICE simulations, which usually though not always 
[4], offer a reliable basis for comparative performance 
studies. The purpose of this paper is to show that the 
principal reason for the overly pessimistic estimates lies 
with the assumption that carrier mobility is constant 
and that the reduction in mobility, due to its gate field 
dependence, not only reduces the transconductance but 
actually plays an important role in suppressing third- 
harmonic distortion. This, it may be noted, is in sharp 
contrast with other well-known linearized transconduc- 
tors [5-9], where mobility degradation is a fundamen- 
tal cause of odd-order distortion. 
This work is supported by a grant of the Science and Engineering 
Research Council. 
In Section 2, we present an analysis of the differen- 
tial pair with mobility reduction taken into account and 
produce expressions for third-harmonic distortion and 
effective transconductance which are suitable for hand 
calculation. Section 3 compares the results from a series 
of SPICE simulations with the theoretical predictions 
and considers the implications for transconductor 
design. 
2. Differential Pair Analysis 
Consider the matched differential pair with constant 
current sink shown in figure 1. In the following analysis 
it will be assumed that the output current mirror is 
ideal, and effects such as channel length modulation, 
bulk modulation, and velocity saturation, etc., are 
negligible. With the devices operating in saturation, the 
adoption of a square-law model, which includes mobil- 
ity degradation, leads to expressions which are suitable 
for hand analysis and for design purposes. 
It will be shown that the constant-current biasing has 
the equivalent voltage-source-based representation 
shown in figure 2. The dc source VQ models the quies- 
cent bias of the differential pair, while the pair of ac 
voltage sources defines the complex signal appearing at 
node P consisting of the common-mode ac component 
v, = (vi + v2)/2 and a nonlinear generator v,,. The 
common-mode component results from the symmetry 
and source-follower-like structure of the differential 
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V3ä 
2J2 
Fig. 1. The differential pair transconductor with constant-current 
biasing. 
V: 
is the effective transconductance parameter and ö= 
y/4 is the drain current correction factor, 
-y is the body factor, ¢ is the surface potential, VBs is 
the body-to-source voltage, Ko = µ0CoxW/2L is the 
transconductance parameter under zero-gate-field con- 
ditions, µo is the corresponding carrier mobility, Cox 
is the oxide capacitance per unit gate area, W is the 
channel width, L is the channel length, VGS is the 
quiescent gate-to-source voltage, VT is the device 
threshold voltage, and 0 is the gate-field-dependent 
mobility reduction factor. 
Equation (1) can be solved for the quiescent gate- 
to-source overdrive as 
Vb=VAS - VT= e2Kr +rK +4K e2r ) (3) 
aaa 
in which case 
VQ =- VAS =- (Vb + VT) (4) 
To quantify the nonlinearity v,,, consider the drain 
currents under ac conditions; they are 
I1 = 
K,,, (Vgsl - VT)2 (5) 
1+O(vgs1-Vr) 
(Vgs2 - vr)2 (6) 1 
IZ 
+ O(Vgs2 - VT) 
where 
Vgsl -V1 -Vc - 
VQ - Vn =V +Vb - Vn+VT 
(7) 
Vgs2=V2-Vc - VQ - Vn= + 
Vb - Vn+VT (8) 
with 
Fig. 2. The differential pair under equivalent voltage source excitation. 
pair, whereas the nonlinearity is due to the absence of 
even-order distortion terms in the drain currents. Ex- 
pressions for VQ and v, can be developed as follows. 
Consider the differential pair under steady-state con- 
ditions; the quiescent drain current for the transistors 
can be expressed as 













an approximation to v,, can be obtained as 
_1- V2 V, 
4Vb(1 + OVb)(2 + 0Vb) 
+ higher order terms in v? (11) 
Thus, the constant sum nature of the drain currents 
is reflected in the generation of a nonlinear potential 
v, comprising an infinite series of terms 
in v2, of 
which we retain only the first. 
2lý6 
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io = II - I2 = 8ivr + 83vi (12) 
g1 _ 
(2 + evb) K0CVb c13) 
0+0 VY 
I+ (1 + OVb)2 Kos 
93 _- 
(2 + OVb)(1 + OVb)4 4Vb 
(14) 
Since the quiescent gate overdrive Vb increases 
monotonically with 0, it can be seen that mobility 
degradation has a pronounced effect on the relative 
magnitude of the nonlinear term g3 and, in conse- 
quence, on the harmonic distortion. The influence of 
9 on Vb, g1, and g3 (normalized with respect to their 
9=0 values) is illustrated in figure 3 for I= 25 t LA 
and K,,, = 8.53 pA/V2. It is particularly noteworthy 
that over the range 0<0 <_ 0.25, Vb increases by 
around 26 %, whereas the linear transconductance falls 
by 35 %; the g3 coefficient, on the other hand, reduces 
by a factor of 6! 
The resulting harmonic distortion, which can be 
defined' for the sinusoidal signal v, = Vp sin wt as 






Fig. 3. Variation of quiescent gate overdrive and transconduction coefficients 
(normalized with respect to their 0=0 values) with mobility 
reduction factor. 
HD3 = 4Ig'IVp x 100% (15) 
can be written in the form 
HD3-1+1/(1+0Vb)2 Vp 
2 
x 100% (16) 
(2 + 9Vb)2 4Vb] 
and reduces to the "standard" [1-3] estimate: 
HD3 = 
K,, 
Vp x 100% (17) 
on setting 0 and 6 to 0. 
3. Results and Discussion 
A series of SPICE simulations using level 3 device 
models have been made, and the validity of the 
equivalent voltage source model adopted in the forgo- 
ing analysis has been established. Simulation predic- 
tions for the transconductance coefficient gl are shown 
superimposed on the computed result in figure 3, and 
demonstrate a remarkable concurrence. 
The variation of third harmonic distortion as a func- 
tion of the quiescent drain current is illustrated in figure 
4. The figure shows the estimates given by SPICE 
2t7 
0.0 0.05 v. l v. ýý ý"ý .. -_., 
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Fig. 4. Third harmonic distortion versus bias current at 1 kHz with a1 Vp, input signal and a 10 µm/30 µm aspect ratio. 
together with those from equations (16) and (17) for 
three values of the mobility degradation factor. 
Although equation (17) indicates a reduction of distor- 
tion with increasing bias current, the constant-mobility 
assumption produces results which are significantly 
pessimistic and unreliable for design purposes. In con- 
trast, however, the distortion estimates from equation 
(16) are in excellent agreement with the SPICE simula- 
tions. The agreement has been found to hold over a 
wide range of design parameter values, and, in general, 
equation (16) is reliable provided that the differential 
pair elements are not driven into cutoff and the cur- 
rent mirror/sink devices remain in saturation. 
It may be noted that at higher bias current levels the 
computed distortion results are marginally pessimistic. 
This discrepancy is largely due to the exclusion of 
velocity saturation effect and channel length modula- 
tion from the analysis. However, as figure 4 suggests, 
these effects are small, and equation (16) should prove 
sufficiently accurate for long-channel devices. 
The observation that distortion reduces as mobility 
degradation increases is at variance with the behavior 
of _-some other 
linearized saturation-mode or non- 
saturation-mode transconductors where distortion in- 
creases with the mobility reduction factor. This raises 
the interesting question as to whether differential-pair- 
based transconductors can be designed with acceptable 
distortion without resorting to linearization. The 
simulation studies have shown that linearity can be im- 
proved by 10 dB or more by employing processes with 
higher 0 levels together with an appropriate choice of 
bias current and aspect ratios. 
Although mobility factor is a technology-dependent 
constant and cannot be modified by the circuit designer, 
where several process options are available the sim- 
plicity and low power consumption of the differential 
pair could make it an attractive candidate for a silicon 
efficient transconductor design. However, as can be in- 
ferred from figure 4, the lower distortion levels are 
associated with a reduction in tunability for a given 
transconductance. This aspect could be critical as for 
example, in OTA-C filter applications where the 
designer must ensure an adequate tuning facility to 
compensate for fabrication tolerance and temperature 
variations. 
4. Conclusions 
The effect of mobility degradation on transconductance 
and harmonic distortion in long-tailed pair transcon- 
ductors has been examined, and analytic expressions 
have been developed which are amenable to hand cal- 
culation and produce results which agree with SPICE 
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simulations. The analytic expressions clarify the effects 
of mobility degradation and suggest that higher levels 
may be advantageous in lowering third-harmonic distor- 
tion. Extensive comparison with SPICE simulation 
studies have shown that the derived expressions pro- 
vide a quick and effective means for estimating circuit 
performance. The expressions can be easily extended 
to differential pairs driving nonideal loads such as 
depletion load transistors with body effect. 
Notes 
1. This definition ignores the relatively small contribution to the 
fundamental from the expansion of the cubic term. 
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A FAMILY OF CMOS LINEAR RESISTORS 
PK Chan and G Wilson 
1. Introduction 
It is known that quadratic distortion in the drain current for MOSFET devices operating in the so-called linear region can be suppressed either by applying 
suitably scaled terminal signals to the gate (with the bulk node held at an appropriate 
dc bias level; usually VDD or VS5) or by driving both the gate and bulk nodes with 
unscaled signals. This contribution describes a range of CMOS resistor structures 
based on a building blocks consisting of buffered linear-mode transistors in which the 
gates and bulks are simultaneously modulated. 
The n-channel buffered resistor (BR) in Fig. I comprises a single transistor having its 
gate and bulk nodes driven by a buffer [1] constructed from identical devices. With a 
common input v, the buffer provides outputs: vg =v+ VG and Vb =v- VB where: 
VG =K+ VT , 
VB = 
Ff 
+ VTp and VT = VTp -Y ýB f'ý/ ýB + VB . 
2. Buffered-resistor analysis. 




















7 and 0 are the body-effect coefficient and mobility-degradation 
factors respectively. When potentials: vg =v+ VG and Vb =v- VB are applied to the 
gate and bulk terminals, the transconductance factor becomes: 
K= 
Ký 0 
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3 Parallel Form Resistor (PFR) 
The parallel connection of a BR pair as shown in Fig. 2 
takes the terminal potentials as the buffer inputs [2]. For the BR. ! block the relevant 
potentials are :v= vd = v1, vs = v2 and by substitution into Eq. 3 the current is: 
(v1 -v2)+ 
m 
-OIm (vl -v2)2 
2 
I1=2 -Kö 




(eB+Yg 3258 (4B+VB)3 
For the BR. 2 block the potentials are: V= vs = v2 and Vd= v1 in which case: 
I2 =2 
KKo (vl -v2)- 
mf (vi -v2)2 + 
2& 
y 
(v1 - v2)3 
24 JJIE 
(4B 




Several interesting features can be seen in these expressions including, the absence of 
mobility degradation in BR. 2. It can also be seen that the quadratic distortion term 
in 
I2 appears in Il but with reversed sign and it follows that this major distortion source 
will be absent in the sum current: 
I=I1+I2=4 KKo j 
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This result shows that the linearization process completely suppresses the quadratic distortion due to body effect but that a mobility dependent term will remain. Given that the nominal resistance would be tuned by adjusting the buffer current I, it will be 
seen that the quadratic distortion is unaffected by the tuning process but that the cubic 
nonlinearity will increase as the PFR is tuned for higher resistance levels. 
4. Series Form Resistor (SFR) 
Series form resistors can be configured as a series 
connection of BR's with the buffer inputs connected to the external terminals as in 
Fig. 3(a) or commoned to the mid-point node [1] shown as Fig. 3(b). We will refer to 
the latter form which requires only a single buffer as SFR-1 and the double-buffer 
resistor as SFR-2. It will be appreciated that since the alternative arrangements are a 
simple juxtaposition of electrically identical blocks, their small-signal terminal 
characteristics are identical. The SFR current can be found as: 
I-v2 J2mj{1-8f 
KY 
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By comparison with the PFR expression it can be seen that the quadratic (mobility 
related) distortion term is halved in the SFR. More importantly however, the SFR has a 
cubic term inversely proportional to the bias current and simulation studies have 
shown that this component is large enough to dominate the distortion performance 
over much of the tuning range and particularly at higher resistance values. It will be 
appreciated that the reduced mobility effect arises from the distribution of the signal 
over the pair of BR's. Thus with the mid-point potential approximately equal to the 
common-mode level, Vgs is half the terminal difference as compared with the full 
terminal voltage in the PFR. 
5 Series-Parallel Form Resistors (SPFR'sl 
We have noted that the SFR offers reduced 
mobility-related distortion but suffers from a large cubic nonlinearity. The obvious 
method of reducing mobility-related distortion is to form a series connection of a pair 
of identical PFR's as shown in Fig. 4(a). The terminal potential would therefore 
be 
distributed equally across each PFR with a corresponding reduction in 
distortion. 
Similarly, as shown in Fig. 4(b), parallelling series pairs of identical BR's would 
achieve the same end. As the mid-point potentials are the common-mode signal, 
replacing the difference: (v1- v2) in Eq. 6 with (v1-v2)/2 gives the 
SPFR current as: 
(V1 -V2) _ 
eý 















+ UB b4 
ýýB 
+ VB l 
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Comparison with Eq. 6 shows that for these structures, the quadratic term is halved, 
and the cubic terms reduced by a factor of four. Although these low-distortion resistors would appear to require a total of four buffers, this number can be reduced to three 
since a single buffer can drive the pair of transistors buffered from the mid-point node. The optimized networks are shown as Fig. 4(c) and Fig-4(d) and differ only in that the 
mid-point nodes are ohmically connected in Fig. 4(c). 
The fifth member of the family [3] shown as Fig. 4(e), is particularly interesting in that 
its upper section is identical to SFR-2 and therefore generates a potentially large 















A comparison with Eq. 6 shows that the quadratic distortion coefficients for this SPFR 
are reduced by a factor of two relative to those of the PFR; a direct result of lowering 
the potential across individual transistors. 
6 Summary. 
The preceding analyses have shown that several structures offer reduced 
distortion by suppressing or cancelling the major quadratic components and that the 
quadratic nonlinearity due to mobility degradation can be minimized by distributing 
the external signal across two (or more) devices. The results are based on matched 
devices and in practice the distortion levels achieved will be degraded due to imperfect 
cancellation. In the case of the SFR's however, the increased distortion levels at low 
bias currents will mask increases due to small mismatches. At the lower distortion 
levels achieved by the other members of the family, mismatching can be a significant 
problem. 
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Fig. 2 Parallel Form R+csistor (PFR) 
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Fig_ 4 (c. ) s«ý tar R, (sPýx tý. 
Fig. 3(b) s«ia Form Resistor (SFR- 1). 
Fig-4- Saies-paralld Form Resistor (SPFR-3). 
Fig. 4(d) Scrics-paralld Form Resistor (SPFR-4). 
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Fig. 44C) S«i«pardlld Fo«m Rcsistor (SPFR-5). 
